Method and structure for metal gates

US9761684B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9761684-B2
Application numberUS-201615251690-A
CountryUS
Kind codeB2
Filing dateAug 30, 2016
Priority dateDec 22, 2014
Publication dateSep 12, 2017
Grant dateSep 12, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device having metal gates and methods of forming the same are disclosed. The semiconductor device includes a substrate and a gate structure over the substrate. The gate structure includes a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, an oxide layer over the barrier layer, and a work function metal layer over the oxide layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device, comprising: a substrate; and a gate structure over the substrate, wherein the gate structure includes: a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, an oxide layer over the barrier layer, and a work function metal layer over the oxide layer. 2. The semiconductor device of claim 1 , wherein the barrier layer and the oxide layer contain a common metal element. 3. The semiconductor device of claim 2 , wherein the common metal element is one of: tantalum, titanium, and niobium. 4. The semiconductor device of claim 2 , wherein the barrier layer comprises a nitride of the common metal element and the oxide layer comprises an oxide of the common metal element. 5. The semiconductor device of claim 1 , wherein the barrier layer includes tantalum nitride and the oxide layer includes tantalum oxide. 6. The semiconductor device of claim 1 , wherein the barrier layer includes titanium nitride and the oxide layer includes titanium oxide. 7. The semiconductor device of claim 1 , wherein the barrier layer includes niobium nitride and the oxide layer includes niobium oxide. 8. The semiconductor device of claim 1 , wherein the gate structure further includes an interfacial layer under the gate dielectric layer. 9. The semiconductor device of claim 1 , wherein the gate structure further includes a fill layer over the work function metal layer, and the fill layer comprises aluminum (Al), tungsten (W), cobalt (Co), or copper (Cu). 10. The semiconductor device of claim 1 , wherein the work function metal layer comprises a titanium-containing material and the oxide layer includes tantalum oxide. 11. A semiconductor device, comprising: a substrate; and a gate structure over the substrate, wherein the gate structure includes: a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, an oxide layer over the barrier layer, and a work function metal layer over the oxide layer, wherein the barrier layer and the oxide layer contain a common metal element. 12. The semiconductor device of claim 11 , wherein the barrier layer comprises a nitride of the common metal element and the oxide layer comprises an oxide of the common metal element. 13. The semiconductor device of claim 12 , wherein the common metal element is one of tantalum, titanium, and niobium. 14. The semiconductor device of claim 13 , wherein the barrier layer has a thickness ranging from 5 to 20 angstrom (Å), and the oxide layer has a thickness ranging from 5 to 20 Å. 15. The semiconductor device of claim 11 , wherein the oxide layer and the work function metal layer comprises different metal elements. 16. A semiconductor device, comprising: a substrate; and first and second gate structures over the substrate, wherein the first and second gate structures each include: a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, and an oxide layer over the barrier layer. 17. The semiconductor device of claim 16 , wherein: the first gate structure further includes an n-type work function metal layer over the oxide layer of the first gate structure; and the second gate structure further includes a p-type work function metal layer over the oxide layer of the second gate structure. 18. The semiconductor device of claim 16 , wherein the barrier layer includes tantalum nitride and the oxide layer includes tantalum oxide. 19. The semiconductor device of claim 16 , wherein the barrier layer includes titanium nitride and the oxide layer includes titanium oxide. 20. The semiconductor device of claim 16 , wherein the barrier layer includes niobium nitride and the oxide layer includes niobium oxide.

Assignees

Inventors

Classifications

  • the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN (comprising a layer of alloys of Si, Ge or C H10D64/01314) · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9761684B2 cover?
A semiconductor device having metal gates and methods of forming the same are disclosed. The semiconductor device includes a substrate and a gate structure over the substrate. The gate structure includes a gate dielectric layer over the substrate, a barrier layer over the gate dielectric layer, an oxide layer over the barrier layer, and a work function metal layer over the oxide layer.
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L29/4966. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 12 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).