Mating backplane for high speed, high density electrical connector

US9730313B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9730313-B2
Application numberUS-201514947065-A
CountryUS
Kind codeB2
Filing dateNov 20, 2015
Priority dateNov 21, 2014
Publication dateAug 8, 2017
Grant dateAug 8, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A printed circuit board includes a plurality of layers including attachment layers and routing layers; first and second signal vias forming a differential signal pair, the first and second signal vias extending through the attachment layers and connecting to respective signal traces on a breakout layer of the routing layers; an antipad of a first type around and between the first and second signal vias in one or more of the attachment layers; and antipads of a second type around the first and second signal vias in at least one routing layer adjacent to the breakout layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A printed circuit board comprising: a plurality of layers including attachment layers and routing layers; and via patterns formed in the plurality of layers, each of the via patterns comprising: first and second signal vias forming a differential signal pair, the first and second signal vias extending through the attachment layers and connecting to respective signal traces on a breakout layer of the routing layers; ground vias extending through at least the attachment layers; an antipad of a first type around and between the first and second signal vias in one or more of the attachment layers; and antipads of a second type around the first and second signal vias in at least one routing layer adjacent to the breakout layer. 2. The printed circuit board as defined claim 1 , wherein each of the via patterns further comprises an antipad of the first type in a routing layer above the breakout layer. 3. The printed circuit board as defined in claim 1 , wherein each of the via patterns further comprises antipads of the second type in at least one routing layer below the breakout layer. 4. The printed circuit board as defined in claim 1 , wherein the antipads of the second type are circular and are concentric with respect to the first and second signal vias. 5. The printed circuit board as defined in claim 1 , wherein the antipad of the first type is elongated and surrounds the first and second signal vias. 6. The printed circuit board as defined in claim 1 , wherein the antipad of the first type is rectangular in shape and encloses the first and second signal vias. 7. The printed circuit board as defined in claim 1 , wherein the antipad of the first type includes at least one curved edge. 8. The printed circuit board as defined in claim 1 , wherein each of the via patterns further comprises shadow vias on opposite sides of each of the first and second signal vias. 9. The printed circuit board as defined in claim 1 , wherein each of the via patterns further comprises shadow vias located adjacent to the first and second signal vias and spaced from the first and second signal vias in a direction of a line passing through the first and second signal vias. 10. The printed circuit board as defined in claim 1 , further comprising slot vias located between adjacent via patterns. 11. The printed circuit board as defined in claim 1 , wherein the first and second signal vias are configured to accept contact tails of signal conductors of a connector and wherein the ground vias are configured to accept contact tails of ground conductors of the connector. 12. The printed circuit board as defined in claim 1 , wherein each of the via patterns further comprises shadow vias located at edges of the antipad of the first type. 13. The printed circuit board as defined in claim 1 , wherein a routing layer immediately below the breakout layer has antipads of the second type. 14. A printed circuit board comprising: a plurality of layers including attachment layers and routing layers; first and second signal vias forming a differential signal pair, the first and second signal vias extending through the attachment layers; and first and second signal traces on one of the routing layers, wherein at least one of the first and second signal traces includes a compensating segment configured to control signal skew between the first and second signal traces. 15. The printed circuit board as defined in claim 14 , further comprising ground vias extending through at least the attachment layers. 16. The printed circuit board as defined in claim 15 , wherein the first and second signal vias are configured to accept contact tails of signal conductors of a connector and wherein the ground vias are configured to accept contact tails of ground conductors of the connector. 17. The printed circuit board as defined in claim 14 , wherein the compensating segment comprises a conductive trace located between the first and second signal vias. 18. The printed circuit board as defined in claim 17 , wherein the compensating segment is located adjacent to a ground plane on an adjacent layer of the plurality of layers. 19. The printed circuit board as defined in claim 14 , wherein a length and/or a width of the compensating segment is configured to control the signal skew between the first and second signal traces. 20. A printed circuit board comprising: a plurality of layers including attachment layers and routing layers; first and second signal vias forming a differential signal pair, the first and second signal vias extending through the attachment layers and connecting to respective signal traces on a breakout layer of the routing layers; an antipad of a first type around and between the first and second signal vias in one or more of the attachment layers; and antipads of a second type around the first and second signal vias in at least one routing layer adjacent to the breakout layer. 21. The printed circuit board as defined in claim 20 , further comprising an antipad of the first type in a routing layer above the breakout layer. 22. The printed circuit board as defined in claim 20 , further comprising antipads of the second type in at least one routing layer below the breakout layer. 23. The printed circuit board as defined in claim 20 , wherein the antipads of the second type are circular and are concentric with respect to the first and second signal vias. 24. The printed circuit board as defined in claim 20 , wherein the antipad of the first type is rectangular in shape and encloses the first and second signal vias. 25. The printed circuit board as defined in claim 20 , wherein a routing layer immediately below the breakout layer has antipads of the second type. 26. A printed circuit board comprising: a dielectric matrix; a plurality of layers of conductive structures disposed within the dielectric matrix; and first and second signal vias forming a differential signal pair, the first and second signal vias passing through a first portion of the plurality of layers to connect to respective first and second signal traces on a breakout layer of the plurality of layers, wherein: ground planes in the first portion comprise antipads surrounding both the first and second signal vias, the antipads being aligned to define a cavity through which the first and second signal vias pass, the cavity having a long dimension parallel with a line between the first and second signal vias; and a grounded structure in a layer adjacent the breakout layer, the grounded structure comprising a bridging portion extend transverse to the long dimension so as to connect a first side of the cavity to a second side of the cavity. 27. The printed circuit board as defined in claim 26 , wherein the grounded structure is located in at least one layer below the breakout layer. 28. The printed circuit board as defined in claim 26 , wherein the grounded structure is located in a layer immediately below the breakout layer. 29. The printed circuit board as defined in claim 26 , wherein the grounded structure is located in at least one layer above the breakout layer. 30. The printed circuit board as defined in claim 26 , further comprising another grounded structure in the breakout layer. 31. The printed circuit board as defined in claim 26 , wher

Assignees

Inventors

Classifications

  • Alternating conductors, e.g. alternating different shaped pads, twisted pairs; Alternating components · CPC title

  • Clearance holes · CPC title

  • Vertically aligned vias, holes or stacked vias · CPC title

  • Electric details · CPC title

  • Holes or slots in insulating substrate not used for electrical connections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9730313B2 cover?
A printed circuit board includes a plurality of layers including attachment layers and routing layers; first and second signal vias forming a differential signal pair, the first and second signal vias extending through the attachment layers and connecting to respective signal traces on a breakout layer of the routing layers; an antipad of a first type around and between the first and second sig…
Who is the assignee on this patent?
Amphenol Corp
What technology area does this patent fall under?
Primary CPC classification H05K1/025. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 08 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).