Member for solid-state image pickup device and method for manufacturing solid-state image pickup device

US9704915B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9704915-B2
Application numberUS-201514743723-A
CountryUS
Kind codeB2
Filing dateJun 18, 2015
Priority dateJul 9, 2010
Publication dateJul 11, 2017
Grant dateJul 11, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A member for a solid-state image pickup device having a bonding plane with no gaps and a method for manufacturing the same are provided. The manufacturing method includes the steps of providing a first substrate provided with a photoelectric converter on its primary face and a first wiring structure, providing a second substrate provided with a part of a peripheral circuit on its primary face and a second wiring structure, and performing bonding so that the first substrate, the first wiring structure, the second wiring structure, and the second substrate are disposed in this order. In addition, at least one of an upper face of the first wiring structure and an upper face of the second wiring structure has a concave portion, and a conductive material forms a bottom face of the concave portion.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for manufacturing a device, providing a first member that has a first substrate including a first transistor and has a first structure including a first insulating film on the first substrate and a first conductive portion disposed in a groove of the first insulating film, the first structure having a first face formed by an upper face of the first insulating film and an upper face of the first conductive portion; providing a second member that has a second substrate including a second transistor and has a second structure including a second insulating film on the second substrate and a second conductive portion disposed in a groove of the second insulating film, the second structure having a second face formed by an upper face of the second insulating film and an upper face of the second conductive portion; and bonding the first member and the second member so that the first structure and the second structure are arranged between the first substrate and the second substrate, and so that the first conductive portion and the second conductive portion form an electrical connection; wherein the second face has a concave portion formed by the upper face of the second conductive portion, and the upper face of the second conductive portion has a concave shape. 2. The method according to claim 1 , wherein a part of the upper face of the second conductive portion has the concave shape. 3. The method according to claim 1 , wherein a part of the concave portion of the second face is formed by the second insulating film. 4. The method according to claim 1 , wherein the second conductive portion is formed by a conductive material and a barrier metal film disposed between the conductive material and the second insulating film. 5. The method according to claim 4 , wherein the conductive material is copper, and the barrier metal film contains tantalum and/or titanium. 6. The method according to claim 4 , wherein the barrier metal film forms the concave portion of the second face. 7. The method according to claim 4 , wherein a bottom of the concave portion of the second face is formed by the conductive material. 8. The method according to claim 4 , wherein a top of the barrier metal film is positioned further from the second substrate than the bottom of the concave portion of the second face. 9. The method according to claim 1 , wherein the concave shape is formed by a wet etching, a dry etching, or a CMP treatment. 10. The method according to claim 1 , wherein the second conductive portion has a single damascene structure or a dual damascene structure. 11. The method according to claim 1 , wherein the second structure includes a plurality of wiring layers arranged between the second insulating film and the second substrate. 12. The method according to claim 1 , wherein the second conductive portion contains a conductive material having a higher coefficient of thermal expansion than an insulating material contained in the second insulating film. 13. The method according to claim 1 , wherein the first face has a concave portion formed by the first conductive portion. 14. The method according to claim 1 , wherein the first face has a convex portion formed by the first conductive portion. 15. The method according to claim 1 , wherein the first conductive portion is formed by a conductive material and a barrier metal film disposed between the conductive material and the first insulating film. 16. The method according to claim 1 , wherein before the bonding, a plasma irradiation is performed on the second face. 17. The method according to claim 1 , wherein a heat treatment is performed in the bonding. 18. The method according to claim 1 , wherein the first insulating film and the second insulating film are in contact with each other in the bonding. 19. The method according to claim 1 , wherein after the bonding, a thickness of the first substrate is reduced to become smaller than a thickness the second substrate. 20. The method according to claim 1 , wherein the first substrate includes a photoelectric converter. 21. A method for manufacturing a device, comprising; providing a first member that has a first substrate including a first transistor and has a first structure including a first insulating film on the first substrate and a first conductive portion disposed in a groove of the first insulating film; providing a second member that has a second substrate including a second transistor and has a second structure including a second insulating film on the second substrate and a second portion disposed in a groove of the second insulating film; and bonding the first member and the second member so that the first structure and the second structure are arranged between the first substrate and the second substrate, and so that the first conductive portion and the second conductive portion form an electrical connection; wherein the first structure has a first face formed by an upper face of the first insulating film and an upper face of the first portion, wherein the second structure has a second face formed by an upper face of the second insulating film and an upper face of the second portion, and wherein at least one of the first face and the second face has a concave portion.

Assignees

Inventors

Classifications

  • characterised by the direct bonding of electrically conductive pads · CPC title

  • by heating, e.g. melting or causing diffusion · CPC title

  • Changing the shapes of bond pads · CPC title

  • comprising metals or metalloids, e.g. PbSn, Ag or Cu · CPC title

  • characterised by the direct bonding of insulating parts, e.g. of silicon oxide layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9704915B2 cover?
A member for a solid-state image pickup device having a bonding plane with no gaps and a method for manufacturing the same are provided. The manufacturing method includes the steps of providing a first substrate provided with a photoelectric converter on its primary face and a first wiring structure, providing a second substrate provided with a part of a peripheral circuit on its primary face a…
Who is the assignee on this patent?
Canon Kk
What technology area does this patent fall under?
Primary CPC classification H01L27/1469. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 11 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).