Sub-oxide interface layer for two-terminal memory
US-9166163-B2 · Oct 20, 2015 · US
US9601692B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9601692-B1 |
| Application number | US-201514611022-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jan 30, 2015 |
| Priority date | Jul 13, 2010 |
| Publication date | Mar 21, 2017 |
| Grant date | Mar 21, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes first electrodes disposed upon a substrate, wherein each first electrode comprises a metal containing material, switching devices disposed overlying the first electrodes, wherein each switching device comprises a first switching material, a second switching material, and an active metal, wherein the first switching material is disposed overlying and contacting the first electrodes, wherein the second switching material is disposed overlying and contacting the first switching material, wherein the active metal is disposed overlying and contacting the second switching material, wherein the first switching material is characterized by a first switching voltage, wherein the second switching material is characterized by a second switching voltage greater than the first switching voltage; and second electrodes disposed above the switching devices, comprising the metal material, and wherein each of the second electrodes is electrically coupled to the active metal material of the switching devices.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a substrate; a first plurality of electrodes disposed upon the substrate, wherein each electrode from the first plurality of electrodes comprises a metal containing material; a plurality of resistive switching devices disposed overlying the plurality of first electrodes, wherein each resistive switching device from the plurality of resistive switching devices comprises a first resistive switching material, a second resistive switching material, and at least an active metal material, wherein the first resistive switching material is disposed overlying the first electrode, wherein the second resistive switching material is disposed overlying and contacting the first resistive switching material, wherein the active metal material is disposed overlying the second resistive switching material, wherein the first resistive switching material is characterized by a first switching voltage having a first amplitude, wherein the second resistive switching material is characterized by a second switching voltage having a second amplitude, and wherein the first amplitude is less than the second amplitude; a second plurality of electrodes disposed above the plurality of resistive switching devices, wherein each electrode from the second plurality of electrodes comprises the metal material, and wherein each electrode from the second plurality of electrodes is disposed overlying and electrically coupled to the active metal material of the resistive switching devices from the plurality of resistive switching devices. 2. The device of claim 1 wherein the metal containing material in each electrode from the first plurality of electrodes comprises particles of metal selected from a group consisting of: copper, tungsten, aluminum; wherein each electrode from the first plurality of electrodes also comprises a barrier material selected from a group consisting of titanium, titanium nitride, tungsten, tungsten nitride, tantalum, tantalum nitride, and titanium tungsten; and wherein the first resistive switching material is disposed overlying and contacting the barrier material. 3. The device of claim 1 wherein the metal containing material in each electrode from the plurality of electrodes comprises particles of copper metal; and wherein each electrode from the first plurality of electrodes includes tantalum nitride. 4. The device of claim 1 wherein the first resistive switching material is configured to maintain a high resistance state until after the first switching voltage is applied, after which the first resistive switching material is configured to enter a low resistance state. 5. The device of claim 1 wherein the first resistive switching material is characterized by the first switching voltage having the first amplitudes within a range of about 0.1 volts to about 1 volt. 6. The device of claim 1 wherein the first resistive switching material comprises a solid electrolyte. 7. The device of claim 1 wherein the first resistive switching material is selected from a group consisting of: a chalcogenide, a metal oxide, GeS, GeSe, W03, SbTe, GexSy, GexSey, SbxTey, AgxSey, CuxSy, WOx, TiOx, AlOx, HfOx, CuOx, and TaOx, where 0<x<appropriate stoichiometric value, and where 0<y<appropriate stoichiometric value. 8. The device of claim 7 wherein the second resistive switching material is characterized by the second switching voltage having the second amplitude within a range of about 1.5 volts to about 4 volts. 9. The device of claim 1 wherein the active metal material comprises metal particles selected from a group consisting of: gold, platinum, palladium, aluminum, and nickel. 10. The device of claim 9 wherein the resistive switching material comprises a non-stoichiometric material comprising a plurality of defect sites. 11. The device of claim 9 wherein the resistive switching material comprises a non-stoichiometric silicon oxide comprising a plurality of defect sites. 12. The device of claim 11 wherein at least some of the metal particles from the active metal material are disposed within defect sites from the plurality of defect sites. 13. The device of claim 1 further comprising: a plurality of CMOS devices disposed within the substrate, wherein the plurality of CMOS devices comprise control circuitry for the plurality of resistive switching devices. 14. A method for operating a semiconductor device comprising a substrate, a first plurality of electrodes disposed upon the substrate, wherein each electrode from the first plurality of electrodes comprises a metal containing material, a plurality of resistive switching devices disposed overlying the plurality of first electrodes, wherein each resistive switching device from the plurality of resistive switching devices comprises a first resistive switching material, a second resistive switching material, and at least an active metal material, wherein the first resistive switching material is disposed overlying the first electrode, wherein the second resistive switching material is disposed overlying and contacting the first resistive switching material, wherein the active metal material is disposed overlying the second resistive switching material, wherein the first resistive switching material is characterized by a first switching voltage having a first amplitude, wherein the second resistive switching material is characterized by a second switching voltage having a second amplitude, and wherein the first amplitude is less than the second amplitude, and a second plurality of electrodes disposed above the plurality of resistive switching devices, wherein each electrode from the second plurality of electrodes comprises the metal material, and wherein each electrode from the second plurality of electrodes is disposed overlying and electrically coupled to the active metal material of the resistive switching devices from the plurality of resistive switching devices comprising: applying a first access voltage across a first electrode from the first plurality of electrodes and a first electrode from the second plurality of electrodes to there by apply the first access voltage across a resistive switching device from the plurality of resistive switching devices, wherein an amplitude of the first access voltage is greater than the first amplitude of the first switching voltage, wherein the amplitude of the first access voltage is less than the second amplitude of the second switching voltage to thereby cause first resistive switching material of the switching material stack to change from a high resistance state to a low resistant state; determining a read current flowing across the first electrode from the first plurality of electrodes and the first electrode from the second plurality of electrodes; and determining a state of the resistive switching device in response to the read current. 15. The method of claim 14 wherein a first plurality of resistive switching devices are coupled to the first electrode from the first plurality of electrodes; and wherein a voltage having an amplitude greater than the first amplitude of the first switching voltage is inhibited from being applied to the first plurality of resistive switching devices other than the resistive switching device in response to the applying the first access voltage across the first electrode from the first plurality of electrodes and the first electrode from the second plurality of electrodes. 16. The method of claim 14 wherein a first plurality of resistive switching devices are coupled to the first electrode from the second plurality of electrodes; and
Erasing, e.g. resetting, circuits or methods · CPC title
Current-voltage curve · CPC title
comprising metal oxide memory material, e.g. perovskites · CPC title
Write using bi-directional cell biasing · CPC title
Reading or sensing circuits or methods · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.