Storage control system with power-off time estimation mechanism and method of operation thereof

US9543025B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9543025-B2
Application numberUS-201313861326-A
CountryUS
Kind codeB2
Filing dateApr 11, 2013
Priority dateApr 11, 2013
Publication dateJan 10, 2017
Grant dateJan 10, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A storage control system, and a method of operation thereof, including: a power-down module for powering off a memory sub-system; a decay estimation module, coupled to the power-down module, for estimating a power-off decay rate upon the memory sub-system powered up, the power-off decay rate is for indicating how much data in the memory sub-system has decayed while the memory sub-system has been powered down; and a recycle module, coupled to the decay estimation module, for recycling an erase block for data retention based on the power-off decay rate.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of operation of a storage control system comprising: powering off a memory sub-system; estimating power-off decay in respective blocks of a set of blocks of the memory sub-system upon the memory sub-system powering up, wherein the estimated power-off decay for a particular block is a numerical value indicating how much data in the particular block of the memory sub-system has decayed while the memory sub-system has been powered down, and the estimated power-off decay for the particular block is calculated as a function of a difference between a pre-power-down threshold voltage and a post-power-up threshold voltage; and identifying blocks in the memory sub-system for which the estimated power-off decay has reached a threshold and recycling at least the identified blocks in the memory sub-system for data retention; wherein estimating power-off decay includes calculating a power-off time for indicating how long the memory sub-system has been powered off and estimating the power-off decay as a function of the power-off time. 2. The method as claimed in claim 1 , wherein estimating includes: in accordance with an identification of oldest data in the set of blocks, identifying an age of the oldest data in the set of blocks; estimating data retention of the oldest data in the set of blocks based on the identified age of the oldest data in the set of blocks, the oldest data comprising data least recently written to the set of blocks; determining, based on the estimated data retention of the oldest data, that the oldest data is at risk of data loss; in accordance with determining that the oldest data is at risk of data loss, flagging the oldest data for data retention recycling; and repeating the estimating, determining, and flagging with respect to a plurality of additional erase blocks in the memory sub-system, in an order corresponding to oldest-to-freshest data stored in the memory sub-system, until identifying an erase block that is not at risk of data loss. 3. The method as claimed in claim 1 , wherein estimating includes: in accordance with an identification of freshest data in the set of blocks, identifying an age of the freshest data in the set of blocks; estimating data retention of freshest data in the set of blocks based on the identified age of the freshest data in the set of blocks, the freshest data comprising data most recently written to the set of blocks; and using the data retention of the freshest data to estimate data retention of other erase blocks. 4. The method as claimed in claim 1 , wherein estimating includes: estimating an error rate of surrogate data as a measure of data retention for the memory sub-system, wherein the surrogate data is stored in a portion of a memory device set aside for measuring data retention. 5. The method as claimed in claim 1 , wherein estimating the power-off decay comprises estimating the power-off decay as a function of time and temperature. 6. The method as claimed in claim 1 , wherein estimating the power-off decay includes obtaining a power-up date and time by querying a host system and calculating a power-off time for indicating how long the memory sub-system has been powered off, the power-off time based on the obtained power-up date and time. 7. The method as claimed in claim 1 , wherein estimating the power-off decay includes obtaining a power-up date and time by querying a real-time clock self-powered in the memory sub-system and calculating a power-off time for indicating how long the memory sub-system has been powered off, the power-off time based on the obtained power-up date and time. 8. The method as claimed in claim 1 , wherein the recycling includes accelerating movement of the identified blocks through a write queue. 9. A storage control system comprising: a power-down module configured to power off a memory sub-system; a decay estimation module, coupled to the power-down module, configured to estimate power-off decay in respective blocks of a set of blocks of the memory sub-system upon the memory sub-system powering up, wherein the estimated power-off decay for a particular block is a numerical value indicating how much data in the particular block of the memory sub-system has decayed while the memory sub-system has been powered down, and the estimated power-off decay for the particular block is calculated as a function of a difference between a pre-power-down threshold voltage and a post-power-up threshold voltage; and a recycle module, coupled to the decay estimation module, configured to identify blocks in the memory sub-system for which the estimated power-off decay has reached a threshold and recycling at least the identified blocks in the memory sub-system for data retention; wherein the decay estimation module is configured to calculate a power-off time for indicating how long the memory sub-system has been powered off and estimating the power-off decay as a function of the power-off time. 10. The system as claimed in claim 9 , wherein the decay estimation module is for: identifying an age of the oldest data in the set of blocks in accordance with an identification of oldest data in the set of blocks; estimating data retention of the oldest data in the set of blocks based on the identified age of the oldest data in the set of blocks, the oldest data comprising data least recently written to the set of blocks; determining, based on the estimated data retention of the oldest data, that the oldest data is at risk of data loss; in accordance with determining that the oldest data is at risk of data loss, flagging the oldest data for data retention recycling; and repeating the estimating, determining, and flagging with respect to a plurality of additional erase blocks in the memory sub-system, in an order corresponding to oldest-to-freshest data stored in the memory sub-system, until identifying an erase block that is not at risk of data loss. 11. The system as claimed in claim 9 , wherein the decay estimation module is for: identifying an age of the freshest data in the set of blocks in accordance with an identification of freshest data in the set of blocks; estimating data retention of freshest data in the set of blocks based on the identified age of the freshest data in the set of blocks, the freshest data comprising data most recently written to the set of blocks; and using the data retention of the freshest data to estimate data retention of other erase blocks. 12. The system as claimed in claim 9 , wherein the decay estimation module is for estimating an error rate of surrogate data as a measure of data retention for the memory sub-system, wherein the surrogate data is stored in a portion of a memory device set aside for measuring data retention. 13. The system as claimed in claim 9 , wherein the decay estimation module is for estimating the power-off decay as a function of the power-off time and temperature. 14. The system as claimed in claim 13 , wherein the decay estimation module is for obtaining a power-up date and time by querying a host system and calculating the power-off time for indicating how long the memory sub-system has been powered off, the power-off time based on the obtained power-up date and time. 15. The system as claimed in claim 13 , wherein the decay estimation module is for obtaining a power-up date and time by querying a real-time clock self-powered in the memory sub-system and calculating the power-off time for indicating how long the memory sub-system has been powered off, the power-off time based on the obtained power-up date and time. 16. The sys

Assignees

Inventors

Classifications

  • Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles · CPC title

  • Disturbance prevention or evaluation; Refreshing of disturbed memory data · CPC title

  • G11C16/20Primary

    Initialising; Data preset; Chip identification · CPC title

  • in block erasable memory, e.g. flash memory · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9543025B2 cover?
A storage control system, and a method of operation thereof, including: a power-down module for powering off a memory sub-system; a decay estimation module, coupled to the power-down module, for estimating a power-off decay rate upon the memory sub-system powered up, the power-off decay rate is for indicating how much data in the memory sub-system has decayed while the memory sub-system has bee…
Who is the assignee on this patent?
Smart Storage Systems Inc, Sandisk Technologies Llc
What technology area does this patent fall under?
Primary CPC classification G11C16/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 10 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).