Conditional load and store in a shared memory
US-8949539-B2 · Feb 3, 2015 · US
US9519652B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9519652-B2 |
| Application number | US-201313870586-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 25, 2013 |
| Priority date | Apr 27, 2012 |
| Publication date | Dec 13, 2016 |
| Grant date | Dec 13, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Technical effects of a method, an apparatus, and a system for operating a shared resource in an asynchronous multiprocessing system that are provided in the present invention are as follows: A processor in an asynchronous multiprocessing system implements an operation on a shared resource by locking a hardware resource lock, and the hardware resource lock is implemented by a register; in this way, a bus in the asynchronous multiprocessing system does not need to support a synchronization operation, and the processor also does not need to have a feature of supporting a synchronization operation, and is capable of implementing the operation on the shared resource only in a manner of accessing the register, which simplifies the operation on the shared resource by the processor in the asynchronous multiprocessing system, enlarges a selection range of the processor in the asynchronous multiprocessing system, and further improves flexibility of the asynchronous multiprocessing system.
Opening claim text (preview).
What is claimed is: 1. A method for operating a shared hardware resource in an asynchronous multiprocessing system, comprising: accessing by a first and a second processor in the asynchronous multiprocessing system, a shared hardware resource through a same hardware resource lock register, wherein the same hardware resource lock register is coupled to the first and the second processor which are separately located from the same hardware resource lock register through first and sec…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.