Package for a microelectronic die, microelectronic assembly containing same, microelectronic system, and method of reducing die stress in a microelectronic package

US9478476B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9478476-B2
Application numberUS-201113976098-A
CountryUS
Kind codeB2
Filing dateDec 16, 2011
Priority dateDec 16, 2011
Publication dateOct 25, 2016
Grant dateOct 25, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A package for a microelectronic die ( 110 ) includes a first substrate ( 120 ) adjacent to a first surface ( 112 ) of the die, a second substrate ( 130 ) adjacent to the first substrate, and a heat spreader ( 140 ) adjacent to a second surface ( 111 ) of the die. The heat spreader makes contact with both the first substrate and the second substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A package for a microelectronic die, the package comprising: a first substrate adjacent to a first surface of the die; a second substrate adjacent to the first substrate; and a heat spreader adjacent to a second surface of the die, wherein the heat spreader makes contact with both the first substrate and the second substrate, wherein: the first surface of the first substrate comprises a first side, a second side opposite the first side, a third side extending between the first side and the second side, and a fourth side opposite the third side; the second substrate comprises a first surface and an opposing second surface, where the first surface of the second substrate is adjacent to the second surface of the first substrate; the first surface of the second substrate comprises a fifth side, a sixth side opposite the fifth side, a seventh side extending between the fifth side and the sixth side, and an eighth side opposite the seventh side; and the heat spreader makes contact with the first substrate at two or more of the first side, the second side, the third side, and the fourth side, and makes contact with the second substrate only at the fifth side and the sixth side and not at the seventh side and the eighth side. 2. The package of claim 1 wherein: the first surface of the die defines a first plane; the heat spreader makes contact with the first substrate at a first substrate contact area and makes contact with the second substrate at a second substrate contact area; and the first substrate contact area is located in the first plane and the second substrate contact area is located in a second plane that is parallel to the first plane. 3. The package of claim 1 wherein: the first substrate comprises a first surface and an opposing second surface, where the first surface of the first substrate is adjacent to the first surface of the die and the second surface of the first substrate is adjacent to the second substrate; the first substrate comprises a first plurality of interconnects having a first pitch at the first surface of the first substrate and a second plurality of interconnects having a second pitch at the second surface of the first substrate; and the first pitch is smaller than the second pitch. 4. The package of claim 1 wherein: the first surface of the first substrate comprises a first side, a second side opposite the first side, a third side extending between the first side and the second side, and a fourth side opposite the third side; the second substrate comprises a first surface and an opposing second surface, where the first surface of the second substrate is adjacent to the second surface of the first substrate; the first surface of the second substrate comprises a fifth side, a sixth side opposite the fifth side, a seventh side extending between the fifth side and the sixth side, and an eighth side opposite the seventh side; and the heat spreader makes contact with the first substrate only at the first side and the second side and not at the third side and the fourth side, and makes contact with the second substrate at two or more of the fifth side, the sixth side, the seventh side, and the eighth side. 5. The package of claim 1 wherein: the heat spreader makes contact with the second substrate at a second substrate contact area located at an edge of the heat spreader; and the edge of the heat spreader contains a step located above the second substrate contact area. 6. The package of claim 5 wherein: the heat spreader makes contact with the first substrate at a first substrate contact area located at the edge of the heat spreader; and the edge of the heat spreader contains a second step located above the first substrate contact area. 7. The package of claim 5 , wherein: the contact surface is co-planar with the first surface of the die. 8. The package of claim 1 wherein: the heat spreader comprises a first piece and a second piece; the first piece comprises a cap; the second piece comprises a base that makes contact with the first substrate at a first substrate contact area and makes contact with the second substrate at a second substrate contact area; and the second piece contains a step located above the second substrate contact area. 9. A microelectronic assembly comprising: an integrated circuit package; a socket compatible with the integrated circuit package; and an independent loading mechanism, wherein: the integrated circuit package comprises: a die; a first substrate; a second substrate; and a heat spreader that makes contact with both the first substrate and the second substrate; the heat spreader comprises a step providing a contact surface; and the independent loading mechanism makes contact with the heat spreader at the contact surface. 10. The microelectronic assembly of claim 9 wherein: the first substrate comprises a first surface and an opposing second surface, where the first surface of the first substrate is adjacent to a first surface of the die and the second surface of the first substrate is adjacent to the second substrate; the first substrate comprises a first plurality of interconnects having a first pitch at the first surface of the first substrate and a second plurality of interconnects having a second pitch at the second surface of the first substrate; and the first pitch is smaller than the second pitch. 11. The microelectronic assembly of claim 9 wherein: the first surface of the first substrate comprises a first side, a second side opposite the first side, a third side extending between the first side and the second side, and a fourth side opposite the third side; the second substrate comprises a first surface and an opposing second surface, where the first surface of the second substrate is adjacent to the second surface of the first substrate; the first surface of the second substrate comprises a fifth side, a sixth side opposite the fifth side, a seventh side extending between the fifth side and the sixth side, and an eighth side opposite the seventh side; and the heat spreader makes contact with the first substrate at two or more of the first side, the second side, the third side, and the fourth side, and makes contact with the second substrate only at the fifth side and the sixth side and not at the seventh side and the eighth side. 12. The microelectronic assembly of claim 9 wherein: the first surface of the first substrate comprises a first side, a second side opposite the first side, a third side extending between the first side and the second side, and a fourth side opposite the third side; the second substrate comprises a first surface and an opposing second surface, where the first surface of the second substrate is adjacent to the second surface of the first substrate; the first surface of the second substrate comprises a fifth side, a sixth side opposite the fifth side, a seventh side extending between the fifth side and the sixth side, and an eighth side opposite the seventh side; and the heat spreader makes contact with the first substrate only at the first side and the second side and not at the third side and the fourth side, and makes contact with the second substrate at two or more of the fifth side, the sixth side, the seventh side, and the eighth side. 13. The microelectronic assembly of claim 9 wherein: the heat spreader comprises a first piece and a second piece; the first piece comprises a cap; the second piece comprises a base that makes contact with the first substrate at a first substrate contact area and makes contact with the second substrate at a second substrate

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • Package configurations · CPC title

  • Bump connectors and die-attach connectors · CPC title

  • Packaging processes not covered by the other groups of this subclass · CPC title

  • characterised by multiple insulating or insulated package substrates, interposers or RDLs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9478476B2 cover?
A package for a microelectronic die ( 110 ) includes a first substrate ( 120 ) adjacent to a first surface ( 112 ) of the die, a second substrate ( 130 ) adjacent to the first substrate, and a heat spreader ( 140 ) adjacent to a second surface ( 111 ) of the die. The heat spreader makes contact with both the first substrate and the second substrate.
Who is the assignee on this patent?
Mallik Debendra, Narasimhan Sridhar, Manusharow Mathew J, and 2 more
What technology area does this patent fall under?
Primary CPC classification H10W40/10. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 25 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).