Method and apparatus to increase dynamic range in delta-sigma ADC using internal feedback across all integrators in loop-filter
US-9800260-B1 · Oct 24, 2017 · US
US9444488B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9444488-B1 |
| Application number | US-201615096910-A |
| Country | US |
| Kind code | B1 |
| Filing date | Apr 12, 2016 |
| Priority date | Apr 17, 2015 |
| Publication date | Sep 13, 2016 |
| Grant date | Sep 13, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A signal modulation circuit includes a feedback circuit configured to generate the feedback signal for feeding back a drive signal from a driver circuit to an input signal. The feedback circuit includes at least first and second resistors connected together in series, the second resistor having a higher resistance value than that of the first resistor. One end of the first resistor is connected to a subtracter, and one end of the second resistor is connected to the driver circuit. A first line distance as the line length between one end of the first resistor and the subtracter and a second line distance as the line length between one end of the second resistor and the driver circuit are set shorter than a third line distance as the line length between the other end of the first resistor and the other end of the second resistor.
Opening claim text (preview).
What is claimed is: 1. A signal modulation circuit for delta-sigma modulating and outputting an input signal, comprising: a subtracter configured to calculate a difference between the input signal and a feedback signal; an integrator configured to integrate an output from the subtracter; a quantizer configured to quantize a signal integrated by the integrator; a driver circuit configured to generate a drive signal for driving a load based on the signal from the quantizer; and a feedback circuit configured to generate the feedback signal for feeding back the drive signal from the driver circuit to the input signal, wherein the feedback circuit includes at least first and second resistors connected together in series, the second resistor having a higher resistance value than that of the first resistor, one end of the first resistor is connected to the subtracter, and one end of the second resistor is connected to the driver circuit, a first line distance as a line length between the one end of the first resistor and the subtracter and a second line distance as a line length between the one end of the second resistor and the driver circuit are set shorter than a third line distance as a line length between the other end of the first resistor and the other end of the second resistor, and the feedback signal is generated from the one end of the first resistor, and further comprising: a phase inversion circuit configured to invert a phase of the signal integrated by the integrator to output the phase-inverted signal to the quantizer, wherein the quantizer receives the signal integrated by the integrator and the output signal from the phase inversion circuit to output a signal quantized into three or more values to the driver circuit, the feedback circuit further includes at least third and fourth resistors connected together in series, the fourth resistor having a higher resistance value than that of the third resistor, one end of the third resistor is connected to the subtracter, and one end of the fourth resistor is connected to the driver circuit, a fourth line distance as a line length between the one end of the third resistor and the subtracter and a fifth line distance as a line length between the one end of the fourth resistor and the driver circuit are set shorter than a sixth line distance as a line length between the other end of the third resistor and the other end of the fourth resistor, and a second feedback signal is generated from the one end of the fourth resistor. 2. The signal modulation circuit according to claim 1 , wherein the feedback circuit is configured such that the resistance value of the fourth resistor is set equal to or higher than a value obtained by multiplying the resistance value of the third resistor by the gain of the driver circuit. 3. The signal modulation circuit according to claim 1 , wherein the third resistor of the feedback circuit includes a variable resistor element. 4. The signal modulation circuit according to claim 3 , wherein the subtracter includes an amplifier with a normal-phase terminal and a reverse-phase terminal, and the one end of the third resistor is connected to the reverse-phase terminal. 5. The signal modulation circuit according to claim 1 , wherein no low-pass filter is provided between an output of the driver circuit and an output terminal connected to a speaker.
with special provisions or arrangements for power saving, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains, by selectively turning on stages when needed · CPC title
of non-linear distortion, e.g. instability (avoiding instability by structural design H03M3/44) · CPC title
for preventing acoustic reaction {, i.e. acoustic oscillatory feedback (specially adapted for hearing aids H04R25/453)} · CPC title
having one quantiser only · CPC title
Protection circuits for transducers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.