Semiconductor device including a diode arranged in a trench

US9401355B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9401355-B2
Application numberUS-201113328371-A
CountryUS
Kind codeB2
Filing dateDec 16, 2011
Priority dateDec 16, 2011
Publication dateJul 26, 2016
Grant dateJul 26, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

One embodiment of an integrated circuit includes a semiconductor body. In the semiconductor body a first trench region extends into the semiconductor body from a first surface. The integrated circuit further includes a diode including an anode region and a cathode region. One of the anode region and the cathode region is at least partly arranged in the first trench region. The other one of the anode region and the cathode region includes a first semiconductor region adjoining the one of the anode region and the cathode region from outside of the first trench region.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device, comprising: a semiconductor body including a first trench region extending into the semiconductor body from a first surface of the semiconductor body; an ESD (electrostatic static discharge) protection diode including an anode region and a cathode region; and wherein one of the anode region and the cathode region is at least partly arranged in the first trench region, and the other one of the anode region and the cathode region includes a first semiconductor region adjoining the one of the anode region and the cathode region from outside of the first trench region, the semiconductor device further comprising a field plate arranged on the first surface, the field plate overlapping a pn-junction comprising a p-doped region of the anode region abutting an n-doped region of the cathode region at the first surface, a contact located at the first surface and electrically connected to the one of the anode region and the cathode region at the first surface, and wherein the field plate and the contact are electrically connected. 2. The semiconductor device of claim 1 , wherein a direction of electrical breakdown current between the anode region and the cathode region is a lateral direction parallel to the first surface. 3. The semiconductor device of claim 1 , wherein the ESD protection diode includes a positive differential resistance of less than 20 mΩ×mm 2 at a breakdown voltage V br >20V and at a temperature T=423K for a whole breakdown current range of 0.1 to 10 A/mm 2 . 4. The semiconductor device of claim 1 , wherein at least one of the anode region and the cathode region is electrically connected with a pin. 5. The semiconductor device of claim 1 , wherein: the first semiconductor region is of a first conductivity type; and the one of the anode region and the cathode region includes a second semiconductor region of a second conductivity type opposite the first conductivity type. 6. The semiconductor device of claim 5 , wherein the second semiconductor region includes doped polysilicon. 7. The semiconductor device of claim 5 , wherein the first trench region is filled with the second semiconductor region. 8. The semiconductor device of claim 5 , wherein a first part of the second semiconductor region, at least one of a dielectric and a metal structure and a second part of the second semiconductor region are arranged in this order along a lateral direction parallel to the first surface. 9. The semiconductor device of claim 1 , further comprising: a contact area to the one of the anode region and the cathode region arranged on the first surface; and a contact area to the other one of the anode region and the cathode region arranged on a second surface of the semiconductor body opposite the first surface. 10. The semiconductor device of claim 9 , wherein: the contact area to the one of the anode region and the cathode region is electrically coupled to the one of the anode region and the cathode region at a top side of the one of the anode region and the cathode region; and the contact area to the other one of the anode region and the cathode region is electrically coupled to the other one of the anode region and the cathode region at a bottom side of the other one of the anode region and the cathode region. 11. The semiconductor device of claim 1 , further comprising: a contact area to the one of the anode region and the cathode region arranged on the first surface; and a contact area to the other one of the anode region and the cathode region arranged on the first surface. 12. The semiconductor device of claim 1 , further comprising: a second trench region extending into the semiconductor body from the first surface; and wherein the other one of the anode region and the cathode region is arranged at least partly in the second trench region. 13. The semiconductor device of claim 12 , wherein a first depth of the first trench region differs from a second depth of the second trench region. 14. The semiconductor device of claim 12 , wherein the second trench region is surrounding the first trench region at the first surface. 15. The semiconductor device of claim 12 , wherein the first and second trench regions are arranged parallel to each other along the first surface. 16. The semiconductor device of claim 1 , wherein the one of the anode region and the cathode region is a first electrode region arranged in the first trench region, the semiconductor device further comprising a second electrode region arranged in a second trench region. 17. The semiconductor device of claim 16 , wherein: the first electrode region is electrically connected to a first pin; and the second electrode region is electrically connected to a second pin different from the first pin. 18. The semiconductor device of claim 1 , further comprising: a buried layer adjoining a bottom side of the first semiconductor region, the buried layer including a concentration of dopants that is larger than a concentration of dopants of the first semiconductor region; and wherein a conductivity type of the buried layer and the first semiconductor region is the same. 19. The semiconductor device of claim 1 , wherein the ESD protection diode is a Schottky diode and the one of the anode region and the cathode region is a Schottky contact material arranged in the first trench region. 20. The semiconductor device of claim 1 , further comprising a shallow trench isolation at the first surface in an area of the first semiconductor region. 21. The semiconductor device of claim 1 , wherein a lateral width of the first trench region is larger in a bottom part of the first trench region than in a top part of the first trench region. 22. The semiconductor device of claim 12 , further comprising: a plurality of the first trenches and a plurality of the second trenches; and wherein a lateral distance between one of the first trenches and a neighboring one of the second trenches differs from a lateral distance between another one of the first trenches and another neighboring one of the second trenches. 23. The semiconductor device of claim 1 , further comprising an isolating layer at a bottom side of the first trench. 24. The semiconductor device of claim 1 , further comprising: a semiconductor substrate; a p-doped semiconductor layer on the semiconductor substrate; and wherein the first semiconductor region is arranged in the p-doped semiconductor layer. 25. The semiconductor device of claim 1 , further comprising a functional element, and wherein the ESD protection diode covers an area at the first surface in a range between 1000 μm 2 and 1 mm 2 and configured to protect the functional element against ESD. 26. The semiconductor device of claim 1 , further comprising a semiconductor element, and wherein the ESD protection diode is a clamping diode configured to clamp a voltage between two terminals of the semiconductor element. 27. A semiconductor device, comprising: a semiconductor body including a first trench extending into the semiconductor body from a first surface of the semiconductor body; an ESD (electrostatic static discharge) protection diode including an anode region and a cathode region; and wherein one of the anode region and the cathode region is at least partly arranged in the first trench, the other one of the anode region and the ca

Assignees

Inventors

Classifications

  • Breakdown diodes, e.g. avalanche diodes · CPC title

  • Cathode regions of diodes · CPC title

  • Anode regions of diodes · CPC title

  • of only diodes · CPC title

  • Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9401355B2 cover?
One embodiment of an integrated circuit includes a semiconductor body. In the semiconductor body a first trench region extends into the semiconductor body from a first surface. The integrated circuit further includes a diode including an anode region and a cathode region. One of the anode region and the cathode region is at least partly arranged in the first trench region. The other one of the …
Who is the assignee on this patent?
Weyers Joachim, Mauder Anton, Hirler Franz, and 3 more
What technology area does this patent fall under?
Primary CPC classification H10D89/611. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 26 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).