Method to etch non-volatile metal materials

US9257638B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9257638-B2
Application numberUS-201414325190-A
CountryUS
Kind codeB2
Filing dateJul 7, 2014
Priority dateMar 27, 2014
Publication dateFeb 9, 2016
Grant dateFeb 9, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for etching a stack with an Ru containing layer disposed below a hardmask and above a magnetic tunnel junction (MTJ) stack with pinned layer is provided. The hardmask is etched with a dry etch. The Ru containing layer is etched, where the etching uses hypochlorite and/or O 3 based chemistries. The MTJ stack is etched. The MTJ stack is capped with dielectric materials. The pinned layer is etched following the MTJ capping.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of etching a stack with an Ru containing layer disposed below a hardmask and above a magnetic tunnel junction (MTJ) stack with a pinned layer, comprising: etching the hardmask with a dry etch; etching the Ru containing layer wherein the etching uses hypochlorite and/or O 3 based chemistries; etching the MTJ stack; capping the MTJ stack with dielectric materials; and etching the pinned layer following the MTJ capping; wherein the MTJ etch uses a low bias sputter of a plasma formed from an inert gas instead of a chemical etchant gas. 2. The method, as recited in claim 1 , wherein the low bias sputter provides a bias of 10 to 500 volts. 3. The method, as recited in claim 2 , wherein the etching the Ru containing layer provides a wet etch. 4. The method, as recited in claim 3 , wherein the MTJ stack comprises at least one layer of CoFe and at least one layer of MgO. 5. The method, as recited in claim 4 , wherein the pinned layer comprises at least one layer of PtMn. 6. The method, as recited in claim 5 , wherein the etching the hardmask, etching the Ru containing layer, etching the MTJ layer, capping the MTJ layer, and etching the pinned layer are performed in a single plasma processing chamber. 7. The method, as recited in claim 6 , wherein the etching the MTJ stack uses an inert bombardment gas, which provides a physical bombardment without a chemical etchant gas. 8. The method, as recited in claim 7 , wherein the dielectric material of the capping is a silicon-based dielectric material. 9. The method, as recited in claim 1 , wherein the etching the Ru containing layer provides a wet etch. 10. The method, as recited in claim 1 , wherein the MTJ stack comprises at least one layer of CoFe and at least one layer of MgO. 11. The method, as recited in claim 1 , wherein the pinned layer comprises at least one layer of PtMn. 12. The method, as recited in claim 1 , wherein the etching the hardmask, etching the Ru containing layer, etching the MTJ layer, capping the MTJ layer, and etching the pinned layer are performed in a single plasma processing chamber. 13. The method, as recited in claim 1 , wherein the etching the MTJ stack uses an inert bombardment gas, which provides a physical bombardment without a chemical etchant gas. 14. The method, as recited in claim 1 , wherein the dielectric material of the capping is a silicon-based dielectric material. 15. A method of etching a stack comprising a hard mask over a Ru containing layer, over a magnetic tunnel junction (MTJ) stack over a pinned layer, comprising: etching the hardmask, Ru containing layer, and MTJ stack; sealing the MTJ stack; and etching the pinned layer; wherein the etching the MTJ stack uses a low bias sputter of a plasma formed from an inert gas instead of a chemical etchant gas, wherein the low bias sputter provides a bias of 10 to 500 volts. 16. The method, as recited in claim 15 , wherein the MTJ stack comprises at least one layer of CoFe and at least one layer of MgO. 17. The method, as recited in claim 15 , wherein the sealing the MTJ stack seals the MTJ stack with a silicon-based dielectric material. 18. A method of etching a stack with a pinned layer disposed below a MTJ stack, disposed below an Ru containing layer, disposed below a hardmask layer, comprising: etching the hardmask with a dry etch; etching the Ru containing layer; etching the MTJ stack; capping the MTJ stack with dielectric materials; and etching the pinned layer with chemistries selective to noble metals, comprising SOCl 2 /pyridine mixtures, HBr/DMSO mixtures, or a mixture of CCl 4 with at least one of DMSO, acetonitrile, benzonitrile, or dimethylformamide (DMF).

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9257638B2 cover?
A method for etching a stack with an Ru containing layer disposed below a hardmask and above a magnetic tunnel junction (MTJ) stack with pinned layer is provided. The hardmask is etched with a dry etch. The Ru containing layer is etched, where the etching uses hypochlorite and/or O 3 based chemistries. The MTJ stack is etched. The MTJ stack is capped with dielectric materials. The pinned layer…
Who is the assignee on this patent?
Lam Res Corp
What technology area does this patent fall under?
Primary CPC classification H01L43/12. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 09 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).