Wafer processing method
US-2024395620-A1 · Nov 28, 2024 · US
US9205572B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9205572-B1 |
| Application number | US-201414288702-A |
| Country | US |
| Kind code | B1 |
| Filing date | May 28, 2014 |
| Priority date | May 28, 2014 |
| Publication date | Dec 8, 2015 |
| Grant date | Dec 8, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An ingot cutting method capable of reducing wafer damage percentage, comprising: forming a layer of nanostructures on at least one surface of an ingot; depositing a buffer layer on the layer of nanostructures; fixing the ingot to a mounting plate by applying a layer of epoxy between the buffer layer and the mounting plate; performing a dicing process on the ingot to get a plurality of wafers; and performing an epoxy removal process on the plurality of wafers.
Opening claim text (preview).
What is claimed is: 1. An ingot cutting method capable of reducing wafer damage percentage, comprising: forming a layer of nanostructures on at least one surface of an ingot, comprising: the layer of nanostructures being formed by an electrochemical process, an etching process, or a deposition process; the layer having a depth ranging from 1 micro meter to 10 micro meters; the electrochemical process including placing the ingot in a container; the layer of nanostructures being formed on at least one side wall of the ingot; the depth being adjustable by varying a process time; the ingot being a single-crystal ingot or a polycrystalline ingot; and material of the ingot being selected from a group consisting of glass (SiO2), silicon (Si), germanium (Ge), carbon (C), aluminum (Al), gallium nitride (GaN), gallium arsenide (GaAs), gallium phosphide (GaP), aluminum nitride (AlN), sapphire, spinel, aluminum oxide (Al2O3), silicon carbide (SiC), zinc oxide (ZnO), magnesium oxide (MgO), lithium aluminum dioxide (LiAlO2), and lithium gallium dioxide (LiGaO2); depositing a buffer layer on said layer of nanostructures; fixing said ingot onto a mounting plate by applying a layer of epoxy between said buffer layer and said mounting plate; performing a dicing process on said ingot to get a plurality of wafers, comprising: the dicing process being a wire sawing process; during the wire sawing process, the layer of nanostructures absorbing the force resulting thereof to avoid damaging the wafers; and performing an epoxy removal process on said plurality of wafers, comprising: placing the plurality of wafers and the mounting plate in hot water for a time period to remove remnants of the epoxy from the wafers. 2. The ingot cutting method capable of reducing wafer damage percentage as claim 1 , wherein said buffer layer is implemented by a silicon dioxide layer. 3. The ingot cutting method capable of reducing wafer damage percentage as claim 2 , wherein said silicon dioxide layer has a depth ranging from about 0.1 micro meter to about 2 micro meters. 4. The ingot cutting method capable of reducing wafer damage percentage as claim 1 , wherein said ingot has a cross sectional shape selected from a group consisting of a circular shape and a rectangular shape.
for supporting, holding, feeding, conveying or discharging work · CPC title
by cutting with wires or closed-loop blades (B28D5/042 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.