Method of forming a semiconductor die

US9165833B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9165833-B2
Application numberUS-68911710-A
CountryUS
Kind codeB2
Filing dateJan 18, 2010
Priority dateJan 18, 2010
Publication dateOct 20, 2015
Grant dateOct 20, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In one embodiment, semiconductor die having non-rectangular shapes and die having various different shapes are formed and singulated from a semiconductor wafer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of forming a semiconductor die comprising: providing a semiconductor wafer including a silicon bulk semiconductor substrate having a top surface and a bottom surface; forming a plurality of semiconductor die on the top surface of the silicon bulk semiconductor substrate with at least one die of the plurality of semiconductor die having two substantially straight sides that intersect to form a first corner at a substantially right angle and forming one or more other corners of the semiconductor die having a different shape than the first corner; forming a singulation region as a region of the semiconductor wafer that is between the semiconductor die; and using a dry etch to form an opening through the silicon bulk semiconductor substrate to simultaneously singulate the plurality of semiconductor die and form the first corner and the one or more other corners. 2. The method of claim 1 wherein using the dry etch includes forming the singulation region to have a distance between adjacent semiconductor die of approximately 2 to 20 microns. 3. The method of claim 1 wherein forming the plurality of semiconductor die includes forming the semiconductor die having at least one protrusion along the periphery to have dimensions wherein at least one dimension has a plurality of values. 4. The method of claim 1 wherein forming the plurality of semiconductor die includes forming the semiconductor die to have different areas. 5. The method of claim 1 wherein forming the singulation region includes forming the singulation region as a non-axial singulation line. 6. The method of claim 1 wherein forming the plurality of semiconductor die includes forming at least one of the one or more other corners with a curved shape. 7. The method of claim 1 wherein forming the plurality of semiconductor die includes forming at least one of the one or more other corners with a diagonal connecting the two straight sides.

Assignees

Inventors

Classifications

  • Singulating wafers or substrates into multiple chips, i.e. dicing · CPC title

  • H10P54/00Primary

    Cutting or separating of wafers, substrates or parts of devices · CPC title

  • H10P50/244Primary

    comprising alternated and repeated etching and passivation steps · CPC title

  • of Group IV materials · CPC title

  • using masks for insulating materials · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9165833B2 cover?
In one embodiment, semiconductor die having non-rectangular shapes and die having various different shapes are formed and singulated from a semiconductor wafer.
Who is the assignee on this patent?
Grivna Gordon M, Seddon Michael J, Semiconductor Components Ind
What technology area does this patent fall under?
Primary CPC classification H10P54/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 20 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).