Manufacturing method of non-volatile memory device

US9012294B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9012294-B2
Application numberUS-201113812227-A
CountryUS
Kind codeB2
Filing dateJul 26, 2011
Priority dateJul 27, 2010
Publication dateApr 21, 2015
Grant dateApr 21, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Each of the step of forming a first variable resistance layer ( 18 a ) and the step of forming a second variable resistance layer ( 18 b ) includes performing a cycle once or plural times, the cycle consisting of a first step of introducing a source gas composed of molecules containing atoms of a transition metal; a second step of removing the source gas after the first step; a third step of introducing a reactive gas to form a transition metal oxide after the second step; and a fourth step of removing the reactive gas after the third step. The step of forming the first variable resistance layer ( 18 a ) is performed in a state in which the substrate is kept at a temperature at which a self-decomposition reaction of the source gas does not occur. One or plural of conditions used for forming the second variable resistance layer ( 18 b ) is/are made different from the one or plural conditions used for forming the first variable resistance layer ( 18 a ), the conditions being the temperature of the substrate, an amount of the introduced source gas and an amount of the introduced reactive gas.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of manufacturing a non-volatile memory device, comprising steps of: forming a first electrode on a substrate; forming an interlayer insulating layer on the first electrode; forming a memory cell hole in the interlayer insulating layer such that the memory cell hole penetrates the interlayer insulating layer and exposes the first electrode; forming a first variable resistance layer inside of the memory cell hole; and forming a second va…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9012294B2 cover?
Each of the step of forming a first variable resistance layer ( 18 a ) and the step of forming a second variable resistance layer ( 18 b ) includes performing a cycle once or plural times, the cycle consisting of a first step of introducing a source gas composed of molecules containing atoms of a transition metal; a second step of removing the source gas after the first step; a third step o…
Who is the assignee on this patent?
Fujii Satoru, Mikawa Takumi, Sorada Haruyuki, and 1 more
What technology area does this patent fall under?
Primary CPC classification H01L45/1616. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 21 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).