Tunable wireless power architectures
US-2020358319-A1 · Nov 12, 2020 · US
US2024154577A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2024154577-A1 |
| Application number | US-202118280822-A |
| Country | US |
| Kind code | A1 |
| Filing date | Aug 26, 2021 |
| Priority date | Apr 7, 2021 |
| Publication date | May 9, 2024 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention concerns a linear amplifier for providing a sinusoidal waveform to a load, characterized in that the linear amplifier is composed of an asymmetric amplifier and a H-bridge module, the asymmetric amplifier comprises at least one transistor that amplifies a full wave rectified sinus signal that is transformed by the H bridge module into a sinewave signal that is provided to the load.
Opening claim text (preview).
1 - 6 . (canceled) 7 . A linear amplifier for providing a sinusoidal waveform to a load, characterized in that the linear amplifier is composed of an asymmetric amplifier and a H-bridge module, the asymmetric amplifier comprises at least one transistor that amplifies a full wave rectified sinus signal that is transformed by the H bridge module into a sinewave signal that is provided to the load, the asymmetric amplifier comprises plural transistors of the same type, and the same full wave rectified sinus signal is provided to each transistor. 8 . The linear amplifier according to claim 7 , characterized in that the transistors are N type semiconductors. 9 . The linear amplifier according to claim 7 , characterized in that each transistor is in an OFF state or in a linear amplification state or in an ON state and only one transistor among the plural transistors is in the linear amplification state during at least one period of time of the period of the full wave rectified sinus signal according to the state of the full wave rectified sinus signal. 10 . The linear amplifier according to claim 9 , characterized in that the asymmetric amplifier comprises the same number of DC voltage sources as the number of transistors. 11 . The linear amplifier according to claim 10 , characterized in that each voltage source provides the same voltage value. 12 . The linear amplifier according to claim 8 , characterized in that each transistor is in an OFF state or in a linear amplification state or in an ON state and only one transistor among the plural transistors is in the linear amplification state during at least one period of time of the period of the full wave rectified sinus signal according to the state of the full wave rectified sinus signal. 13 . The linear amplifier according to claim 12 , characterized in that the asymmetric amplifier comprises the same number of DC voltage sources as the number of transistors. 14 . The linear amplifier according to claim 13 , characterized in that each voltage source provides the same voltage value.
in field-effect transistor amplifiers · CPC title
Continuous control · CPC title
with semiconductor devices only · CPC title
in transistor amplifiers · CPC title
using a combination of several amplifiers (H03F3/60 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.