Package structure and package method

US2023298954A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2023298954-A1
Application numberUS-202318325599-A
CountryUS
Kind codeA1
Filing dateMay 30, 2023
Priority dateNov 30, 2020
Publication dateSep 21, 2023
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A package structure includes a package substrate. The package structure further includes a printed circuit board on the package substrate. The printed circuit board includes a board body, wherein the board body includes an annular structure, and the annular structure exposes a portion of the package substrate configured to receive a die. The printed circuit board further includes a metal pin on the board body, wherein the metal pin extends beyond the board body in a direction parallel to a top surface of the package substrate, the metal pin is configured to connect to an external circuit, and the metal pin is further configured to connect to the die in response to the die being on the package substrate.

First claim

Opening claim text (preview).

1 . A package structure, comprising: a package substrate; and a printed circuit board on the package substrate, wherein the printed circuit board comprises: a board body, wherein the board body includes an annular structure, and the annular structure exposes a portion of the package substrate configured to receive a die; and a metal pin on the board body, wherein the metal pin extends beyond the board body in a direction parallel to a top surface of the package substrate, the metal pin is configured to connect to an external circuit, and the metal pin is further configured to connect to the die in response to the die being on the package substrate. 2 . The package structure according to claim 1 , wherein a thickness range of the metal pin is 0.04 millimeter to 1 millimeter. 3 . The package structure according to claim 1 , wherein a length range of the metal pin extending beyond the board body is 0.2 millimeter to 20 millimeters. 4 . The package structure according to claim 1 , wherein the metal pin extending beyond the board body is bent toward the package substrate. 5 . The package structure according to claim 1 , wherein the board body comprises: a first part on an upper surface of the package substrate, wherein the first part includes the annular structure, and a second part on at least one side wall of the package substrate, wherein the first part is integral with the second part. 6 . The package structure according to claim 1 , wherein the printed circuit board further comprises a conductive wire on the board body. 7 . The package structure according to claim 1 , further comprising a protective lid covering the printed circuit board. 8 . The package structure according to claim 1 , further comprising an insulation gel bonded to the package substrate and the printed circuit board. 9 . A package method, comprising: fastening a die on a package substrate; fastening a printed circuit board on the package substrate, wherein the printed circuit board comprises: a board body, wherein the board body includes an annular structure, and the annular structure surrounds the die fastened to the package substrate; and a metal pin on the board body, wherein the metal pin extends beyond the board body in a direction parallel to a top surface of the package substrate, and the metal pin is configured to connect to an external circuit; and connecting the metal pin and the die. 10 . The package method according to claim 9 , wherein a thickness range of the metal pin is 0.04 millimeter to 1 millimeter. 11 . The package method according to claim 9 , wherein a length range of the metal pin extending beyond the board body is 0.2 millimeter to 20 millimeters. 12 . The package method according to claim 9 , further comprising bending the metal pin toward the package substrate. 13 . The package method according to claim 9 , wherein the board body comprises: a first part on an upper surface of the package substrate, wherein the first part includes the annular structure, and a second part on at least one side wall of the package substrate, wherein the first part and the second part are integral. 14 . The package method according to claim 9 , wherein the printed circuit board further comprises a conductive wire on the board body. 15 . The package method according to claim 9 , wherein the method further comprises: covering the printed circuit board with a protective lid. 16 . The package method according to claim 9 , further comprising: bonding the printed circuit board to the package substrate using insulation gel. 17 . A package structure, comprising: a package substrate; and a printed circuit board on the package substrate, wherein the printed circuit board comprises: a board body, wherein the board body includes an annular structure, and the annular structure exposes a portion of the package substrate configured to receive at least one die; and a plurality of metal pins on the board body, wherein each of the plurality of metal pins extends beyond the board body in a first direction parallel to a top surface of the package substrate, each of the plurality of metal pins the metal pin is configured to connect to an external circuit, and each of the plurality of metal pins is further configured to connect to a corresponding die of the at least one die in response to the at least one die being on the package substrate; and a first conductive wire extending in the first direction across an opening in the annular structure. 18 . The package structure of claim 17 , further comprising: a second conductive wire extending beyond the annular structure in a second direction parallel to the top surface of the package substrate, wherein the first direction is perpendicular to the second direction. 19 . The package structure of claim 17 , further comprising a plurality of dies, including the at least one die, on the package substrate. 20 . The package structure of claim 19 , wherein the first conductive wire is between, in a plan view, a first die of the plurality of dies and a second die of the plurality of dies.

Assignees

Inventors

Classifications

  • between a chip and a laterally-adjacent insulating package substrate, interpose or RDL · CPC title

  • of bond wires · CPC title

  • characterised by the relative positions of pads or connectors relative to package parts · CPC title

  • Containers comprising an insulating or insulated base · CPC title

  • Connecting or disconnecting · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2023298954A1 cover?
A package structure includes a package substrate. The package structure further includes a printed circuit board on the package substrate. The printed circuit board includes a board body, wherein the board body includes an annular structure, and the annular structure exposes a portion of the package substrate configured to receive a die. The printed circuit board further includes a metal pin on…
Who is the assignee on this patent?
Huawei Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W70/68. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Sep 21 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).