Different materials panel structure
US-2016339966-A1 · Nov 24, 2016 · US
US2019304884A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2019304884-A1 |
| Application number | US-201916368064-A |
| Country | US |
| Kind code | A1 |
| Filing date | Mar 28, 2019 |
| Priority date | Mar 29, 2018 |
| Publication date | Oct 3, 2019 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes a copper structure over a semiconductor body. In a copper oxide layer on a surface of the copper structure, a content of copper is between 60 at % and 75 at % and a content of oxygen is between 25 at % and 40 at %.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor device, comprising: a semiconductor body; a copper structure comprising a wiring/pad structure formed on the semiconductor body, wherein the wiring/pad structure comprises a top surface and a side surface; and a copper oxide layer on the top surface and on the side surface of the wiring/pad structure, wherein, in the copper oxide layer, a content of copper is between 60 at % and 75 at %, and a content of oxygen is between 25 at % and 40 at %. 2 . The semiconductor device of claim 1 , wherein, in the copper oxide layer, a content of cuprous oxide is at least 90%. 3 . The semiconductor device of claim 1 , wherein a thickness of the copper oxide layer is at least 50 nm. 4 . The semiconductor device of claim 1 , further comprising: an interlayer dielectric between the wiring/pad structure and the semiconductor body. 5 . The semiconductor device of claim 1 , wherein the copper structure comprises a bond wire electrically connecting the wiring/pad structure with a lead, and wherein the copper oxide layer is further formed on the bond wire. 6 . The semiconductor device of claim 5 , wherein the bond wire comprises a wire end in contact with the wiring/pad structure, and wherein the copper oxide layer is formed in a bonding area of the wiring/pad structure around the wire end. 7 . The semiconductor device of claim 5 , wherein the lead comprises copper and the copper oxide layer is further formed on at least a first portion of the lead. 8 . The semiconductor device of claim 1 , further comprising: a dielectric structure directly on the copper oxide layer, the dielectric structure comprising at least one of a reducing agent and an agent capable of forming a hydrogen-complex. 9 . The semiconductor device of claim 8 , wherein the dielectric structure comprises anticorrosion pigments. 10 . The semiconductor device of claim 8 , wherein the dielectric structure comprises polyimide and/or an epoxy resin. 11 . The semiconductor device of claim 1 , further comprising: a transistor cell formed in the semiconductor body, wherein the transistor cell is electrically connected to the copper structure. 12 . The semiconductor device of claim 1 , wherein: the semiconductor body comprises source regions, drain regions, a channel layer, and a supply layer, and the copper structure includes source electrodes and drain electrodes, the source electrodes are electrically connected to the source regions, the drain electrodes are electrically connected to the drain regions, the source regions and the channel layer form ohmic contacts, the drain regions and the channel layer form ohmic contacts, and the channel layer and the supply layer form a heterojunction. 13 . A semiconductor device, comprising: a semiconductor body; a copper structure comprising a wiring/pad structure formed on the semiconductor body, wherein the wiring/pad structure comprises a top surface and a side surface; and a copper oxide layer on the top surface and on the side surface of the wiring/pad structure, wherein the copper oxide layer comprises cuprous oxide. 14 . The semiconductor device of claim 13 , wherein the cuprous oxide is in direct contact with the copper structure. 15 . The semiconductor device of claim 13 , further comprising: a dielectric structure directly on the copper oxide layer, the dielectric structure comprising at least one of a reducing agent and an agent capable of forming a hydrogen-complex. 16 . A method of manufacturing a semiconductor device, the method comprising: forming, by electrochemical deposition, a copper oxide layer on a bond wire, wherein the bond wire comprises copper and electrically connects a semiconductor die with a lead frame; and forming a mold encapsulating the semiconductor die and the bond wire. 17 . The method of claim 16 , wherein the mold comprises at least one of a reducing agent and an agent capable of forming a hydrogen-complex. 18 . The method of claim 16 , wherein, in the copper oxide layer, a content of copper is between 60 at % and 75 at %, and a content of oxygen is between 25 at % and 40 at %. 19 . The method of claim 16 , wherein the lead frame comprises copper and the copper oxide layer is formed at least on a first portion of the lead frame. 20 . A method of manufacturing a semiconductor device, the method comprising: providing a semiconductor body; forming a copper structure comprising a wiring/pad structure on the semiconductor body, wherein the wiring/pad structure comprises a top surface and a side surface; and forming a copper oxide layer directly on the copper structure, wherein the copper oxide layer is formed on the top surface and the side surface and wherein, in the copper oxide layer, a content of copper is between 60 at % and 75 at %, and a content of oxygen is between 25 at % and 40 at %. 21 . The method of claim 20 , wherein forming the copper oxide layer comprises electrochemical deposition. 22 . The method of claim 21 , wherein the electrochemical deposition uses an electric potential applied between the copper structure and an aqueous solution including copper ions. 23 . The method of claim 21 , wherein the electrochemical deposition comprises an electroless deposition of cuprous oxide. 24 . The method of claim 20 , further comprising: forming, prior to forming the copper structure, a transistor cell in the semiconductor body, wherein the copper structure is electrically connected to the transistor cell. 25 . A method of manufacturing a semiconductor device, the method comprising: providing a semiconductor body; providing a copper structure comprising a wiring/pad structure on the semiconductor body; and forming a copper oxide layer directly on the copper structure by electroless chemical plating. 26 . The method of claim 25 , wherein, in the copper oxide layer, a content of copper is between 60 at % and 75 at %, and a content of oxygen is between 25 at % and 40 at %. 27 . The method of claim 26 , wherein, in the copper oxide layer, a content of cuprous oxide is greater than 90%. 28 . The method of claim 25 , wherein forming the copper oxide layer comprises applying a solution that comprises copper(II) sulfate, lactic acid, and Na(OH).
being rectangular · CPC title
Die-attach connectors and bond wires · CPC title
multiple bond wires connected to common bond pads at both ends of the wires · CPC title
Materials of bond wires · CPC title
changes in materials · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.