Insulating busbar and manufacturing method

US2017018884A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017018884-A1
Application numberUS-201615203755-A
CountryUS
Kind codeA1
Filing dateJul 6, 2016
Priority dateJul 14, 2015
Publication dateJan 19, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

To realize an insulating busbar that has both low inductance and high withstand voltage, provided is an insulating busbar that connects to a module on which is mounted a semiconductor chip, including a plurality of circuit conductors; a plurality of connection terminals that respectively electrically connect the circuit conductors to the module; and an insulating resin portion that is formed integrally between each of the circuit conductors and at least a portion of a region around each connection terminal and does not have any gaps between the circuit semiconductors.

First claim

Opening claim text (preview).

What is claimed is: 1 . An insulating busbar that connects to a module on which is mounted a semiconductor chip, the insulating busbar comprising: a plurality of circuit conductors; a plurality of connection terminals that respectively electrically connect the circuit conductors to the module; and an insulating resin portion that is formed integrally between each of the circuit conductors and at least a portion of a region around each connection terminal and does not have any gaps between the circuit semiconductors. 2 . The insulating busbar according to claim 1 , wherein the resin portion has an uneven portion that expands a creepage distance between two of the connection terminals. 3 . The insulating busbar according to claim 2 , wherein the uneven portion is provided between two of the connection terminals that are connected to different circuit conductors among the plurality of circuit conductors. 4 . The insulating busbar according to claim 3 , wherein the resin portion does not include the uneven portion between at least two of the connection terminals. 5 . The insulating busbar according to claim 1 , wherein at least one of the circuit conductors is covered by a material having a higher adhesiveness than nickel relative to the resin portion. 6 . The insulating busbar according to claim 1 , wherein the resin portion is formed by a catalytic curing resin. 7 . The insulating busbar according to claim 1 , wherein the resin portion is formed by a polyolefin resin or a maleimide resin. 8 . The insulating busbar according to claim 1 , wherein each connection terminal includes an insertion hole through which a corresponding terminal is inserted and an elastic portion that presses the corresponding terminal inside the insertion hole. 9 . A method of manufacturing an insulating busbar, comprising: arranging a plurality of circuit conductors and a plurality of connection terminals at predetermined positions within a resin injection mold; and forming a resin portion that does not have gaps around the plurality of circuit conductors and the plurality of connection terminals, by injecting insulating resin into the resin injection mold in a state where the absolute pressure inside the resin injection mold has been reduced to be less than or equal to 80 kPa. 10 . The method according to claim 9 , wherein the forming the resin portion includes injecting the resin with a viscosity that is less than or equal to 10 Pa·s. 11 . The method according to claim 9 , wherein the forming the resin portion includes using a tube to suck up the resin into the resin injection mold from a resin container provided below the resin injection mold. 12 . The method according to claim 9 , wherein the resin injection mold includes position fixing protrusions that position the connection terminals by engaging with the connection terminals. 13 . The method according to claim 9 , wherein the forming the resin portion includes forming, integrally with the resin portion, uneven portions that expand a creepage distance between the connection terminals.

Assignees

Inventors

Classifications

  • H10W72/00Primary

    Interconnections or connectors in packages · CPC title

  • specially adapted for power drive units or power converters · CPC title

  • Assembling by moulding on contact members · CPC title

  • Electrical connections between or with rails or bus-bars (rails having primarily a non electrical function H01R4/64) · CPC title

  • H01R43/18Primary

    for manufacturing bases or cases for contact members · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017018884A1 cover?
To realize an insulating busbar that has both low inductance and high withstand voltage, provided is an insulating busbar that connects to a module on which is mounted a semiconductor chip, including a plurality of circuit conductors; a plurality of connection terminals that respectively electrically connect the circuit conductors to the module; and an insulating resin portion that is formed in…
Who is the assignee on this patent?
Fuji Electric Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W72/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jan 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).