Transport of stereoscopic image data over a display interface
US-2016373720-A1 · Dec 22, 2016 · US
US2016373616A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016373616-A1 |
| Application number | US-201615167835-A |
| Country | US |
| Kind code | A1 |
| Filing date | May 27, 2016 |
| Priority date | Jun 18, 2015 |
| Publication date | Dec 22, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The video signal transmission apparatus according to the present disclosure transmits a pixel clock, signals, and image data which all are supplied from a video signal source. The signals include a vertical synchronizing signal, a horizontal synchronizing signal, a data enable signal, and a field signal. Each of the signals and the image data are in synchronization with the pixel clock. The video signal transmission apparatus includes a first format data processor and a transmitter. The first format data processor generates a plurality of data expressing a format of an image screen, based on the pixel clock and the signals, and for outputting the plurality of the data sequentially as serial data. The transmitter transmits, to a receiver by serial transmission, the image data, the vertical synchronizing signal, the pixel clock, and the serial data obtained from the first format data processor.
Opening claim text (preview).
What is claimed is: 1 . A video signal transmission apparatus for transmitting a pixel clock, image data, and signals including: a vertical synchronizing signal; a horizontal synchronizing signal; a data enable signal; and a field signal, the pixel clock, the image data, and the signals being supplied from a video signal source, the image data and the signals being in synchronization with the pixel clock, the video signal transmission apparatus comprising: a first format data processor for generating a plurality of data expressing a format of an image screen, based on the pixel clock and the signals, and for outputting the plurality of the data sequentially as serial data; and a transmitter for transmitting, to a receiver by serial transmission, the image data, the vertical synchronizing signal, the pixel clock, and the serial data obtained from the first format data processor. 2 . The video signal transmission apparatus according to claim 1 , wherein the plurality of the data expressing the format of the image screen includes eight pieces of data indicating: a pulse width of the horizontal synchronizing signal; a pulse period of the horizontal synchronizing signal; a horizontal width of an image effective region; an interval from a rising edge of a pulse of the horizontal synchronizing signal to a starting position of the image effective region; a pulse period of the vertical synchronizing signal; a vertical width of the image effective region; an interval from a rising edge of a pulse of the vertical synchronizing signal to the starting position of the image effective region; and one of an even field and an odd field. 3 . The video signal transmission apparatus according to claim 1 , further comprising a second format data processor being supplied with signals received by the receiver, the supplied signals including the vertical synchronizing signal, the pixel clock, and the plurality of the data expressing the format of the image screen, wherein, based on the supplied signals, the second format data processor regenerates the horizontal synchronizing signal, the data enable signal, and the field signal. 4 . The video signal transmission apparatus according to claim 1 , wherein the serial data have a 1-bit width.
Transmitter circuitry {for the transmission of television signals according to analogue transmission standards} (H04N5/14 takes precedence) · CPC title
Arrangements or circuits at the transmitter end · CPC title
Multiplexing isochronously with the video sync, e.g. according to bit-parallel or bit-serial interface formats, as SDI · CPC title
Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller · CPC title
Arrangements for synchronising receiver with transmitter {(synchronisation of generators of electric oscillations or pulses H03L7/00)} · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.