Bus driver circuit with improved transition speed
US-9495317-B2 · Nov 15, 2016 · US
US2016285653A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016285653-A1 |
| Application number | US-201415034456-A |
| Country | US |
| Kind code | A1 |
| Filing date | Oct 20, 2014 |
| Priority date | Nov 8, 2013 |
| Publication date | Sep 29, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A subscriber station for a bus system and a method for reducing wire-bound emissions in a bus system are provided. The subscriber station includes a digital-analog converter for converting a digital signal into an analog signal, and an analog-digital converter, the digital-analog converter and the analog-digital converter being connected for a balancing of the dominant bus state of the bus system.
Opening claim text (preview).
1 - 10 . (canceled) 11 . A subscriber station for a bus system, comprising: a digital-analog converter for converting a digital signal into an analog signal; and an analog-digital converter, the digital-analog converter and the analog-digital converter being connected for a balancing of a dominant bus state of the bus system. 12 . The subscriber station as recited in claim 11 , wherein the digital-analog converter is fashioned for at least one of: i) cyclical execution of the balancing, and ii) on-chip execution of the balancing. 13 . The subscriber station as recited in claim 11 , further comprising: a volatile memory in which a control word of the digital-analog converter for carrying out the balancing is stored. 14 . The subscriber station as recited in claim 11 , further comprising: a switch for separating the digital-analog converter and the analog-digital converter from a bus of the bus system to carry out the balancing. 15 . The subscriber station as recited in claim 14 , wherein the switch includes a PMOS-HV cascode and an NMOS-HV cascode, which can be switched high-ohmic in order to carry out the balancing, to separate the digital-analog converter and the analog-digital converter from the bus of the bus system. 16 . The subscriber station as recited in claim 15 , further comprising: a short-circuit path from an NV-NMOS transistor to an NV-PMOS transistor for starting a digital control loop for the balancing. 17 . A bus system, comprising: a bus; and at least two subscriber stations connected to one another via the bus in such a way that the subscriber stations can communicate with one another, wherein at least one of the at least two subscriber stations includes: i) a digital-analog converter for converting a digital signal into an analog signal, and ii) an analog-digital converter, the digital-analog converter and the analog-digital converter being connected for a balancing of a dominant bus state of the bus system. 18 . A method for reducing wire-bound emissions in a bus system, comprising: providing a digital-analog converter for converting a digital signal into an analog signal and an analog-digital converter in a subscriber station of the bus system; and connecting the digital-analog converter and the analog-digital converter to one another in such a way that the digital-analog converter and the analog-digital converter carry out a balancing of a dominant bus state of the bus system. 19 . The method as recited in claim 18 , wherein at least one of: i) the execution of the balancing is carried out at least one of cyclically and as on-chip balancing, and ii) for the carrying out of the balancing, a control word of the digital-analog converter is used that is stored in a volatile memory. 20 . The method as recited in claim 18 , wherein a PMOS-HV cascode and an NMOS-HP cascode are switched high-ohmic to separate the digital-analog converter and the analog-digital converter from a bus of the bus system for the carrying out of the balancing, in order to start, with a short-circuit path from a first a current-determining element at a side of an output current mirror to a second current-determining element at a side of an output current mirror, a digital control loop in which current of the first current-determining element and second current of the current-determining element is controlled to an approximately equal value, for the balancing.
Details {; arrangements for supplying electrical power along data transmission lines (systems for transmitting signals via power distribution lines H04B3/54)} · CPC title
Controller Area Network CAN · CPC title
Arrangements for ensuring balanced coupling · CPC title
Bus networks · CPC title
in field-effect transistor switches (H03K17/0412, H03K17/0416 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.