Copper foil with carrier

US2016242281A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016242281-A1
Application numberUS-201615139482-A
CountryUS
Kind codeA1
Filing dateApr 27, 2016
Priority dateMar 26, 2012
Publication dateAug 18, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a copper foil for a printed wiring board including a roughened layer on at least one surface thereof. In the roughened layer, the average diameter D 1 at the particle bottom being apart from the bottom of each particle by 10% of the particle length is 0.2 to 1.0 μm, and the ratio L 1 /D 1 of the particle length L 1 to the average diameter D 1 at the particle bottom is 15 or less. In the copper foil for printed wiring board, when a copper foil for printed wiring having a roughened layer is laminated to a resin and then the copper layer is removed by etching, the sum of areas of holes accounting for the resin roughened surface having unevenness is 20% or more. The present invention involves the development of a copper foil for a semiconductor package substrate that can avoid circuit erosion without causing deterioration in other properties of the copper foil. In particular, an object of the present invention is to provide a copper foil for a printed wiring board and a method of producing the copper foil, in which the adhesion strength between the copper foil and the resin can be enhanced by improvement of the roughened layer of the copper foil.

First claim

Opening claim text (preview).

1 . A copper foil with a carrier comprising a carrier, an intermediate layer, and an ultra-thin copper layer laminated in this order, wherein the copper foil with a carrier comprises a roughened layer on a surface of the ultra-thin copper layer; and when a resin layer is laminated to the roughened layer of the copper foil with a carrier, then the carrier and the intermediate layer are peeled from the ultra-thin copper layer, and then the ultra-thin copper layer is removed by etching, the sum of areas of holes on a roughened surface of the resin layer having unevenness transferred from a surface of the roughened layer accounts for 20% or more of the roughened surface of the resin layer.

Assignees

Inventors

Classifications

  • of synthetic resin · CPC title

  • by cathodic processes · CPC title

  • H05K1/09Primary

    Use of materials for the {conductive, e.g. } metallic pattern · CPC title

  • Inert, i.e. inert to chemical degradation, corrosion · CPC title

  • comprising such {particular} substance as the main or only constituent of a layer, {which is} next to another layer of {the same or of} a {different material (next to a glass layer B32B17/06; layered products with at least two ceramic layers composed mainly of ceramic B32B18/00)} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016242281A1 cover?
Provided is a copper foil for a printed wiring board including a roughened layer on at least one surface thereof. In the roughened layer, the average diameter D 1 at the particle bottom being apart from the bottom of each particle by 10% of the particle length is 0.2 to 1.0 μm, and the ratio L 1 /D 1 of the particle length L 1 to the average diameter D 1 at the particle bottom is 15 or less…
Who is the assignee on this patent?
Jx Nippon Mining & Metals Corp
What technology area does this patent fall under?
Primary CPC classification H05K1/09. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 18 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).