Optical semiconductor device and manufacturing method thereof

US2016164259A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016164259-A1
Application numberUS-201615010820-A
CountryUS
Kind codeA1
Filing dateJan 29, 2016
Priority dateAug 2, 2013
Publication dateJun 9, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor laser in a ridge waveguide structure includes: a semiconductor substrate; a lower cladding layer which is formed on the semiconductor substrate; an active layer and a semiconductor layer which are in parallel on the lower cladding layer and are connected with each other; a first upper cladding layer locally aligned above the active layer; a second upper cladding layer locally aligned above the semiconductor layer; and a third upper cladding layer locally aligned above the active layer to confine light which is guided in the active layer, wherein the semiconductor layer has a band gap which is larger than that of the active layer. According to this constitution, an optical semiconductor device with high reliability in which the ridge waveguide structure whose manufacturing is relatively easy is applied, and current diffusion and electrical crosstalk between lasers in the ridge waveguide structure are suppressed is enabled.

First claim

Opening claim text (preview).

What is claimed is: 1 . An optical semiconductor device, comprising: a semiconductor substrate; a lower cladding layer which is formed on the semiconductor substrate; an active layer and a semiconductor layer which are in parallel on the lower cladding layer and are connected with each other; a first upper cladding layer locally aligned above the active layer; a second upper cladding layer locally aligned above the semiconductor layer; and a third upper cladding layer formed above the active layer to confine light which is guided in the active layer, wherein the semiconductor layer has a band gap which is larger than that of the active layer. 2 . The optical semiconductor device according to claim 1 , wherein at a cross section which is perpendicular to an optical waveguide direction, a connection part between the active layer and the semiconductor layer which are in parallel on the lower cladding layer and are connected with each other positions below a groove which defines the third upper cladding layer. 3 . The optical semiconductor device according to claim 2 , wherein an etch stop layer is formed between the first upper cladding layer and the third upper cladding layer. 4 . The optical semiconductor device according to claim 1 , wherein the semiconductor layer is an i-type semiconductor or a semi-insulating semiconductor. 5 . A manufacturing method of an optical semiconductor device, comprising: forming a lower cladding layer on a semiconductor substrate; forming an active layer and a semiconductor layer which are in parallel on the lower cladding layer and are connected with each other; and forming an upper cladding layer which is aligned above the active layer and confines light which is guided in the active layer, wherein the semiconductor layer has a band gap which is larger than that of the active layer. 6 . The manufacturing method of the optical semiconductor device according to claim 5 , wherein the forming the upper cladding layer includes: forming a first upper cladding layer locally aligned above the active layer, a second upper cladding layer locally aligned above the semiconductor layer and a third upper cladding layer formed above the active layer to confine light which is guided in the active layer, wherein at a cross section which is perpendicular to an optical waveguide direction, a connection part between the active layer and the semiconductor layer which are in parallel on the lower cladding layer and are connected with each other positions below a groove which defines the third upper cladding layer. 7 . The manufacturing method of the optical semiconductor device according to claim 6 , wherein an etch stop layer is formed between the first upper cladding layer and the third upper cladding layer, and the third upper cladding layers are formed to be only above the first upper cladding layers by using the etch stop layer. 8 . The manufacturing method of the optical semiconductor device according to claim 5 , wherein the semiconductor layer is an i-type semiconductor or a semi-insulating semiconductor.

Assignees

Inventors

Classifications

  • AIIIBV compounds · CPC title

  • Buried mesa structure {; Striped active layer} · CPC title

  • H01S5/2205Primary

    comprising special burying or current confinement layers · CPC title

  • emitting light at a wavelength longer than 1000nm, e.g. InP based 1300 and 1500nm lasers · CPC title

  • special etch stop layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016164259A1 cover?
A semiconductor laser in a ridge waveguide structure includes: a semiconductor substrate; a lower cladding layer which is formed on the semiconductor substrate; an active layer and a semiconductor layer which are in parallel on the lower cladding layer and are connected with each other; a first upper cladding layer locally aligned above the active layer; a second upper cladding layer locally al…
Who is the assignee on this patent?
Fujitsu Ltd
What technology area does this patent fall under?
Primary CPC classification H01S5/2205. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jun 09 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).