Connection verification technique
US-9827629-B2 · Nov 28, 2017 · US
US2016041201A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016041201-A1 |
| Application number | US-201414456827-A |
| Country | US |
| Kind code | A1 |
| Filing date | Aug 11, 2014 |
| Priority date | Aug 11, 2014 |
| Publication date | Feb 11, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A die structure is described, including a device area and a contact test area. The device area has therein a device structure including a first contact plug. The contact test area has therein a contact test structure that includes a second contact plug and is different from the device structure. The contact test structure is also described, including a well, a heavily doped region in the well, and a contact plug, wherein the heavily doped region and the well are both of N-type or are both of P-type, and the contact plug is disposed over the heavily doped region.
Opening claim text (preview).
What is claimed is: 1 . A die structure, comprising: a device area, having therein a device structure that includes a first contact plug; and a contact test area, having therein a contact test structure that includes a second contact plug and is different from the device structure. 2 . The die structure of claim 1 , wherein the contact test structure is different from the device structure in a doping structure in a semiconductor substrate under the contact plugs. 3 . The die structure of claim 2 , wherein the device structure comprises: a first heavily doped region of a first conductivity type, a first well of a second conductivity type in which the first heavily doped region is located, and the first contact plug, wherein the first contact plug is disposed over the first heavily doped region; and the contact test structure comprises: a second well, a second heavily doped region in the second well, and the second contact plug, wherein the second well and the second heavily doped region both have the first conductivity type or both have the second conductivity type, and the second contact plug is disposed over the second heavily doped region. 4 . The die structure of claim 3 , wherein the device structure further comprises an isolation layer beside the first heavily doped region, but the contact test structure does not include an isolation layer. 5 . The die structure of claim 3 , wherein the device structure further comprises an isolation layer beside the first heavily doped region, and the contact test structure further comprises the isolation layer beside the second heavily doped region. 6 . The die structure of claim 3 , wherein the device structure comprises a memory cell structure, and the first heavily doped region comprises a source/drain region. 7 . The die structure of claim 6 , wherein the memory cell structure comprises a flash memory cell structure. 8 . The die structure of claim 6 , wherein the first conductivity type is N-type, and the second conductivity type is P-type. 9 . A contact test structure, comprising: a well; a heavily doped region in the well, wherein the heavily doped region and the well are both of N-type or are both of P-type; and a contact plug, disposed over the heavily doped region. 10 . The contact test structure of claim 9 , which does not include an isolation layer. 11 . The contact test structure of claim 9 , further comprising an isolation layer beside the heavily doped region. 12 . A contact testing method, comprising: forming a contact test structure as described in claim 3 while forming a device structure as described in claim 3 ; irradiating the contact test structure with an electron beam; detecting secondary electrons released into or extracted from the second heavily doped region through the second contact plug; and determining the second contact plug to be good or bad according to an amount of the detected secondary electrons. 13 . The contact testing method of claim 12 , wherein the detection is in a retarding mode in which the released secondary electrons are detected. 14 . The contact testing method of claim 12 , wherein the detection is in an extracting mode in which the extracted secondary electrons are detected. 15 . The contact testing method of claim 12 , wherein the device structure comprises a memory cell structure, and the second heavily doped region comprises a source/drain region. 16 . The contact testing method of claim 15 , wherein the memory cell structure comprises a flash memory cell structure.
Testing for continuity · CPC title
using dedicated test connectors, test elements or test circuits on the IC under test (G01R31/2855 takes precedence) · CPC title
of integrated circuits · CPC title
Testing of electronic circuits, e.g. by signal tracer ({EMC, EMP or similar testing of electronic circuits G01R31/002;} testing for short-circuits, discontinuities, leakage or incorrect line connection G01R31/50; checking computers {or computer components} G06F11/00; checking static stores for correct operation G11C29/00 {; testing receivers or transmitters of transmission systems H04B17/00}) · CPC title
Non contact-making probes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.