Display panel and display device

US12593575B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12593575-B2
Application numberUS-202117770650-A
CountryUS
Kind codeB2
Filing dateMay 26, 2021
Priority dateMay 26, 2021
Publication dateMar 31, 2026
Grant dateMar 31, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel and a display device, wherein the display panel includes a display area and the display panel further includes: a base substrate, a third conductive layer, a pixel electrode layer, a common electrode layer, the third conductive layer is disposed at a side of the base substrate and includes a first conductive part in the display area. The pixel electrode layer is disposed at a side of the third conductive layer away from the base substrate, the common electrode layer is disposed at a side of the pixel electrode layer away from the base substrate, the common electrode layer includes at least a through-hole contacting part in the display area connected to the first conductive part via a first through hole.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display panel comprising a display area, wherein the display panel further comprises: a base substrate; a third conductive layer, disposed at a side of the base substrate and comprising a first conductive part positioned in the display area; a pixel electrode layer, disposed at a side of the third conductive layer away from the base substrate; and a common electrode layer, disposed at a side of the pixel electrode layer away from the base substrate, wherein the common electrode layer comprises at least one through-hole contacting part in the display area, and the through-hole contacting part is connected to the first conductive part via a first through hole, wherein the display panel further comprises a pixel driving circuit, wherein the pixel driving circuit comprises a driving transistor, and a first electrode of the driving electrode is connected to a first electrode of a light emitting unit, the pixel electrode layer comprises a pixel electrode part configured to form the first electrode of the light emitting unit, wherein the display panel further comprises: a second conductive layer, disposed between the base substrate and the third conductive layer, wherein the second conductive layer comprises a second conductive part connected to the first electrode of the driving transistor, wherein a first opening is formed on the first conductive part, and an orthographic projection of the first opening on the base substrate is at least partly overlapped with an orthographic projection of the second conductive part on the base substrate, the pixel electrode part is connected to the second conductive part via a second through hole, and an orthographic projection of the second through hole on the base substrate is positioned within the orthographic projection of the first opening on the base substrate. 2 . The display panel according to claim 1 , wherein the display panel comprises a plurality of pixel units, the common electrode layer comprises a plurality of through-hole contacting parts, and each pixel unit is correspondingly disposed with one of the through-hole contacting part. 3 . The display panel according to claim 2 , wherein the pixel electrode layer is provided with a plurality of second openings, and the plurality of second openings are arranged in a one-to-one correspondence with the plurality of through-hole contacting parts, and an orthographic projection of the first through hole on the base substrate is located within the orthographic projection of a second opening corresponding to the first through hole on the base substrate, wherein the second opening corresponding to the through-hole contacting part is disposed corresponding to the first through hole connected to the through-hole contacting part. 4 . The display panel according to claim 3 , wherein each pixel unit comprises a plurality of pixel driving circuits, and the plurality of pixel driving circuit comprises a first pixel driving circuit, a second pixel driving circuit, a third pixel driving circuit, and a fourth pixel driving circuit sequentially arranged in a first direction; each pixel unit comprises a plurality of pixel electrode parts, and the plurality of pixel electrode parts comprises a first pixel electrode part, a second pixel electrode part, a third pixel electrode part and a fourth pixel electrode part; the first pixel driving circuit is connected to the first pixel electrode part, the second pixel driving circuit is connected to the second pixel electrode part, the third pixel driving circuit is connected to the third pixel electrode part, and the fourth pixel driving circuit is connected to the fourth pixel electrode part; and in a same pixel unit, the first pixel electrode part, the second pixel electrode part, the third pixel electrode part, and the fourth pixel electrode part are arranged in a two-by-two matrix. 5 . The display panel according to claim 4 , wherein in the same pixel unit: the first pixel electrode part and the third pixel electrode part are arranged adjacently in the first direction, the first pixel electrode part and the second pixel electrode part are arranged adjacently in a second direction, and the first direction is intersected with the second direction; a first notch is formed at a corner of the first pixel electrode part facing the third pixel electrode part and away from the second pixel electrode part; a second notch formed at a corner of the second pixel electrode part facing the fourth pixel electrode part and away from the first pixel electrode part; a third notch is formed at a corner of the third pixel electrode part facing the first pixel electrode part and away from the fourth pixel electrode part; a fourth notch formed at a corner of the fourth pixel electrode part facing the second pixel electrode part and away from the third pixel electrode part; and the plurality of pixel units comprises a first pixel unit and a second pixel unit adjacent in the second direction, and wherein the first notch and the third notch of the first pixel unit is disposed adjacent to the second notch and the fourth notch of the second pixel unit, and the first notch and the third notch of the first pixel unit and the second notch and the fourth notch of the second pixel unit are configured to form the second opening. 6 . The display panel according to claim 5 , wherein the pixel electrode layer further comprises: a transiting part, wherein an orthographic projection of the transiting part on the base substrate is within the orthographic projection of the second opening on base substrate, and the transiting part is connected to the first conductive part via a third through hole, wherein the through-hole contacting part is connected to the transiting part via the first through hole, to connect to the first conductive part. 7 . The display panel according to claim 6 , wherein both the orthographic projection of the first through hole on base substrate and an orthographic projection of the third through hole on base substrate have a square shape. 8 . The display panel according to claim 3 , wherein a second electrode of the driving transistor is connected to a first power supply terminal, the pixel driving circuit further comprises a first transistor and a second transistor, a first electrode of the first transistor is connected to a gate electrode of the driving transistor, a second electrode of the first transistor is connected to a data signal terminal, a first electrode of the second transistor is connected to a reference signal terminal, and a second electrode of the second transistor is connected to the first electrode of the driving transistor, the second conductive layer further comprises: a power supply line, an orthographic projection of the power supply line on the base substrate is extended in a second direction, the power supply line is configured to provide the first power supply terminal, in the first direction, the orthographic projection of the power supply line on the base substrate is positioned between orthographic projections of adjacent two pixel units on the base substrate, and the first direction is intersected with the second direction; a first data line, wherein an orthographic projection of the first data line on the base substrate is extended in the second direction, the first data line is configured to provide the data signal terminal to a first pixel driving circuit, and the orthographic projection of the first data line on the base substrate is positioned between an orthographic projection of the first pixel driving circuit on the base substrate and an orthographic projection of a second pixel driving circuit on the base substrate; a second data line, wherein an orthographic

Assignees

Inventors

Classifications

  • comprising light absorbing layers, e.g. black layers · CPC title

  • the pixel elements being capacitors · CPC title

  • the pixel elements being TFTs · CPC title

  • comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO · CPC title

  • wherein the TFTs are in active matrices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12593575B2 cover?
A display panel and a display device, wherein the display panel includes a display area and the display panel further includes: a base substrate, a third conductive layer, a pixel electrode layer, a common electrode layer, the third conductive layer is disposed at a side of the base substrate and includes a first conductive part in the display area. The pixel electrode layer is disposed at a si…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Hefei Boe Joint Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/131. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 31 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).