Multiple dies hardware processors and methods
US-11586579-B2 · Feb 21, 2023 · US
US12580674B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12580674-B2 |
| Application number | US-202318392452-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 21, 2023 |
| Priority date | Dec 21, 2023 |
| Publication date | Mar 17, 2026 |
| Grant date | Mar 17, 2026 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A dense wave division multiplex (DWDM) receiver includes receiver lanes each configured to detect signals encoded in a different electromagnetic frequency band. The DWDM receiver applies a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network, and receiver lanes that are configured to receive data signals generate resonance on the clock distribution network. The resonant signal from the clock distribution network is applied to sample the received data signals.
Opening claim text (preview).
What is claimed is: 1 . A dense wave division multiplex (DWDM) receiver comprising: a plurality of receiver lanes; logic to apply a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network; and wherein one or more of the receiver lanes are configured to receive data signals and to generate resonance on the clock distribution network. 2 . The DWDM receiver of claim 1 , further comprising logic to selectively enable and disable the resonance generated by the receiver lanes configured to receive the data signals. 3 . The DWDM receiver of claim 1 , further comprising logic to selectively exclude the data signals from the receiver lanes configured to receive the data signals from being applied to the clock distribution network. 4 . The DWDM receiver of claim 1 , further configured to apply resonant signals from the clock distribution network to data samplers of the receiver lanes configured to receive the data signals. 5 . The DWDM receiver of claim 1 , the receiver lanes further comprising differential outputs to the clock distribution network. 6 . The DWDM receiver of claim 1 , the receiver lanes further comprising In-phase (I) and Quadrature-phase (Q) outputs to the clock distribution network. 7 . The DWDM receiver of claim 1 , the receiver lanes configured to enable a 1:9 injection ratio for the ILO. 8 . The DWDM receiver of claim 1 , the receiver lanes configured to enable a 1:4 injection ratio for the ILO. 9 . A transceiver comprising: a transmitter comprising a plurality of transmitter lanes; a receiver comprising: a plurality of receiver lanes; logic to apply a clock signal forwarded from a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network; and logic to selectively enable one or more of the receiver lanes to generate resonance on the clock distribution network. 10 . The transceiver of claim 9 , wherein the transmitter is a dense wave division multiplex (DWDM) transmitter and the receiver is a DWDM receiver. 11 . The transceiver of claim 9 , further comprising logic to selectively configure one or more of the receiver lanes to exclude received signals from reaching the clock distribution network. 12 . The transceiver of claim 9 , wherein the clock distribution network is coupled to clock data sampling circuits of one or more of the receiver lanes. 13 . The transceiver of claim 9 , wherein one or more of the receiver lanes comprises a differential output to the clock distribution network. 14 . The transceiver of claim 9 , wherein one or more of the receiver lanes comprises an In-phase (I) and Quadrature-phase (Q) output to the clock distribution network. 15 . The transceiver of claim 9 , further comprising logic to configure an injection ratio of the ILO. 16 . The transceiver of claim 15 , wherein the ILO is configured with a 1:9 injection ratio. 17 . The transceiver of claim 15 , wherein the ILO is configured with a 1:4 injection ratio. 18 . An optical receiver comprising: a plurality of receiver lanes; logic to apply a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network; and logic to set an injection ratio of the ILO by selectively enabling and disabling individual ones of the receiver lanes to generate resonance on the clock distribution network. 19 . The optical receiver of claim 18 , wherein one or more of the receiver lanes comprises a differential output to the clock distribution network. 20 . The optical receiver of claim 18 , wherein one or more of the receiver lanes comprises an In-phase (I) and Quadrature-phase (Q) output to the clock distribution network.
Optical signaling or routing · CPC title
including phase diversity, e.g., having in-phase and quadrature branches, as in QPSK coherent receivers · CPC title
WDM data centre network [DCN] architectures · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.