Flexible forwarded clocking architecture for dense wavelength division multiplexing systems

US12580674B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12580674-B2
Application numberUS-202318392452-A
CountryUS
Kind codeB2
Filing dateDec 21, 2023
Priority dateDec 21, 2023
Publication dateMar 17, 2026
Grant dateMar 17, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A dense wave division multiplex (DWDM) receiver includes receiver lanes each configured to detect signals encoded in a different electromagnetic frequency band. The DWDM receiver applies a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network, and receiver lanes that are configured to receive data signals generate resonance on the clock distribution network. The resonant signal from the clock distribution network is applied to sample the received data signals.

First claim

Opening claim text (preview).

What is claimed is: 1 . A dense wave division multiplex (DWDM) receiver comprising: a plurality of receiver lanes; logic to apply a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network; and wherein one or more of the receiver lanes are configured to receive data signals and to generate resonance on the clock distribution network. 2 . The DWDM receiver of claim 1 , further comprising logic to selectively enable and disable the resonance generated by the receiver lanes configured to receive the data signals. 3 . The DWDM receiver of claim 1 , further comprising logic to selectively exclude the data signals from the receiver lanes configured to receive the data signals from being applied to the clock distribution network. 4 . The DWDM receiver of claim 1 , further configured to apply resonant signals from the clock distribution network to data samplers of the receiver lanes configured to receive the data signals. 5 . The DWDM receiver of claim 1 , the receiver lanes further comprising differential outputs to the clock distribution network. 6 . The DWDM receiver of claim 1 , the receiver lanes further comprising In-phase (I) and Quadrature-phase (Q) outputs to the clock distribution network. 7 . The DWDM receiver of claim 1 , the receiver lanes configured to enable a 1:9 injection ratio for the ILO. 8 . The DWDM receiver of claim 1 , the receiver lanes configured to enable a 1:4 injection ratio for the ILO. 9 . A transceiver comprising: a transmitter comprising a plurality of transmitter lanes; a receiver comprising: a plurality of receiver lanes; logic to apply a clock signal forwarded from a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network; and logic to selectively enable one or more of the receiver lanes to generate resonance on the clock distribution network. 10 . The transceiver of claim 9 , wherein the transmitter is a dense wave division multiplex (DWDM) transmitter and the receiver is a DWDM receiver. 11 . The transceiver of claim 9 , further comprising logic to selectively configure one or more of the receiver lanes to exclude received signals from reaching the clock distribution network. 12 . The transceiver of claim 9 , wherein the clock distribution network is coupled to clock data sampling circuits of one or more of the receiver lanes. 13 . The transceiver of claim 9 , wherein one or more of the receiver lanes comprises a differential output to the clock distribution network. 14 . The transceiver of claim 9 , wherein one or more of the receiver lanes comprises an In-phase (I) and Quadrature-phase (Q) output to the clock distribution network. 15 . The transceiver of claim 9 , further comprising logic to configure an injection ratio of the ILO. 16 . The transceiver of claim 15 , wherein the ILO is configured with a 1:9 injection ratio. 17 . The transceiver of claim 15 , wherein the ILO is configured with a 1:4 injection ratio. 18 . An optical receiver comprising: a plurality of receiver lanes; logic to apply a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network; and logic to set an injection ratio of the ILO by selectively enabling and disabling individual ones of the receiver lanes to generate resonance on the clock distribution network. 19 . The optical receiver of claim 18 , wherein one or more of the receiver lanes comprises a differential output to the clock distribution network. 20 . The optical receiver of claim 18 , wherein one or more of the receiver lanes comprises an In-phase (I) and Quadrature-phase (Q) output to the clock distribution network.

Assignees

Inventors

Classifications

  • Optical signaling or routing · CPC title

  • including phase diversity, e.g., having in-phase and quadrature branches, as in QPSK coherent receivers · CPC title

  • WDM data centre network [DCN] architectures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12580674B2 cover?
A dense wave division multiplex (DWDM) receiver includes receiver lanes each configured to detect signals encoded in a different electromagnetic frequency band. The DWDM receiver applies a clock signal received on a variable one of the receiver lanes to lock a frequency of an injection locked oscillator (ILO) of a clock distribution network, and receiver lanes that are configured to receive dat…
Who is the assignee on this patent?
Nvidia Corp
What technology area does this patent fall under?
Primary CPC classification H04J14/02862. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 17 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).