Apparatus comprising a comparator device, and operating method therefor

US12418299B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12418299-B2
Application numberUS-202318491168-A
CountryUS
Kind codeB2
Filing dateOct 20, 2023
Priority dateOct 6, 2022
Publication dateSep 16, 2025
Grant dateSep 16, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus. The apparatus includes at least a first comparator device, which is designed to compare a first input current with a first reference current and, based on the comparison, to output a first output current to a second comparator device, wherein the first output current corresponds to a difference of the first reference current and the first input current if the first input current is smaller than the first reference current, and wherein the first output current corresponds to a difference of the first input current and the first reference current if the first input current is greater than or equal to the first reference current.

First claim

Opening claim text (preview).

The invention claimed is: 1. An apparatus, comprising: at least a first comparator device configured to compare a first input current with a first reference current, and, based on the comparison, to output a first output current to a second comparator device, wherein the first output current corresponds to a difference of the first reference current and the first input current if the first input current is smaller than the first reference current, and the first output current corresponds to a difference of the first input current and the first reference current if the first input current is greater than or equal to the first reference current; wherein the apparatus comprises n comparator devices, wherein a k-th comparator device, with k=1, . . . , n−1, is configured to compare a supplied k-th input current with a k-th reference current, and, based on the comparison, to output a k-th output current to a (k+1)-th comparator device, wherein the k-th output current corresponds to a difference of the k-th reference current and the k-th input current if the k-th input current is smaller than the k-th reference current, and the k-th output current corresponds to a difference of the k-th input current and the k-th reference current if the k-th input current is greater than or equal to the k-th reference current. 2. The apparatus according to claim 1 , wherein at least the first comparator device is configured to output a comparison result based on the comparison, in the form of a two-value signal. 3. The apparatus according to claim 1 , wherein the first comparator device includes a first circuit node configured to receive the first input current, and a first reference current device, which is configured to derive the first reference current from the first circuit node, wherein, the k-th comparator device includes a particular first circuit node configured to receive a k-th input current, and a k-th reference current device, which is configured to derive the k-th reference current from the first circuit node of the k-th comparator device. 4. The apparatus according to claim 3 , wherein the first reference current device is configured to provide the first output current at least temporarily, when the first input current is smaller than the first reference current, and wherein the k-th reference current device is configured to provide the k-th output current at least temporarily, when the k-th input current is smaller than the k-th reference current. 5. The apparatus according to claim 1 , wherein the first comparator device includes a first differential current supply device, which is configured to provide the first output current at least temporarily, when the first input current is greater than or equal to the first reference current, and wherein the k-th comparator device includes a k-th differential current supply device, which is configured to provide the k-th output current at least temporarily, when the k-th input current is greater than or equal to the k-th reference current. 6. The apparatus according to claim 3 , wherein the first comparator device includes a second circuit node configured to output the first output current to the second comparator device, and wherein the k-th comparator device includes a second circuit node configured to output the k-th output current to the (k+1)-th comparator device. 7. The apparatus according to claim 6 , wherein an element for potential isolation is provided between the first circuit node of the first comparator device and the second circuit node of the first comparator device, and wherein the element for potential isolation includes at least one of the following elements: a) a diode, b) a transistor. 8. The apparatus according to claim 3 , wherein the first comparator device includes a third circuit node configured to receive the first input current, and wherein the k-th comparator device includes a third circuit node configured to receive the k-th input current. 9. The apparatus according to claim 8 , wherein an element for potential isolation is provided between the first circuit node of the first comparator device and the third circuit node of the first comparator device, wherein the element for potential isolation includes a field-effect transistor configured as a source follower. 10. The apparatus according to claim 1 , wherein the first reference current device includes a field-effect transistor, a load path of which is connected between the first circuit node of the first comparator device and a first reference potential of the first comparator device. 11. The apparatus according to claim 6 , wherein the first differential current supply device includes a first transistor, a load path of which is connected between the second circuit node of the first comparator device and a first reference potential of the first comparator device. 12. The apparatus according to claim 1 , wherein the apparatus is used for at least one of the following elements: a) converting a current into a binary value, b) performing binary coding, c) performing Gray coding, d) providing a completely, current-driven analog-to-digital converter, e) avoiding abrupt changes in a value of at least the first output current. 13. An analog/digital converter device, comprising: at least one apparatus, including: at least a first comparator device configured to compare a first input current with a first reference current, and, based on the comparison, to output a first output current to a second comparator device, wherein the first output current corresponds to a difference of the first reference current and the first input current if the first input current is smaller than the first reference current, and the first output current corresponds to a difference of the first input current and the first reference current if the first input current is greater than or equal to the first reference current; wherein the at least one apparatus includes n comparator devices, wherein a k-th comparator device, with k=1 . . . , n−1, is configured to compare a supplied k-th input current with a k-th reference current, and, based on the comparison, to output a k-th output current to a (k+1)-th comparator device, wherein the k-th output current corresponds to a difference of the k-th reference current and the k-th input current if the k-th input current is smaller than the k-th reference current, and the k-th output current corresponds to a difference of the k-th input current and the k-th reference current if the k-th input current is greater than or equal to the k-th reference current, wherein each of the n comparator devices is associated with a valency of the analog/digital converter device, and wherein a particular reference current of the n comparator devices is associated with a valency of a particular comparator device. 14. The analog/digital converter device according to claim 13 , wherein the analog/digital converter device is configured to transform the first input current into a digital variable, and wherein the digital variable includes Gray coding. 15. A computing device for ascertaining a scalar product, comprising: a matrix of elements including a controllable electrical resistor; and at least one analog/digital converter device including: at least one apparatus, including: at least a first comparator device configured to compare a first input current with a first reference current, and, based on the comparison, to output a first output current to a second comparator device, wherein the first output current corresponds to a difference of the first reference current and the first input current if the first input current is smal

Assignees

Inventors

Classifications

  • H03M1/0607Primary

    Offset or drift compensation (removal of offset already present on the analogue input signal H03M1/1295) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12418299B2 cover?
An apparatus. The apparatus includes at least a first comparator device, which is designed to compare a first input current with a first reference current and, based on the comparison, to output a first output current to a second comparator device, wherein the first output current corresponds to a difference of the first reference current and the first input current if the first input current i…
Who is the assignee on this patent?
Bosch Gmbh Robert
What technology area does this patent fall under?
Primary CPC classification H03M1/0607. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 16 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).