Display panel and electronic device

US12396347B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12396347-B2
Application numberUS-202418410157-A
CountryUS
Kind codeB2
Filing dateJan 11, 2024
Priority dateJun 22, 2021
Publication dateAug 19, 2025
Grant dateAug 19, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes: a substrate including a component area and a main area surrounding at least a portion of the component area, the component area including a pixel area and a transmission area; a display element layer on the substrate, the display element layer including a first display element overlapping the pixel area of the component area in a plan view, a second display element overlapping the pixel area of the component area, and a pixel defining layer defining therein a first opening and a second opening defining an emission area of the first display element and an emission area of the second display element, respectively; and an anti-reflective layer on the display element layer, the anti-reflective layer including a black matrix defining therein a first upper opening overlapping the first opening and the second opening, and a first color filter overlapping the first upper opening.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device comprising: a housing having a rear surface and a side surface; a cover window on the housing; a display panel below the cover window; and a component between the housing and the display panel, wherein the display panel comprises: a substrate comprising a component area and a main area surrounding at least a portion of the component area, wherein the component area comprises a pixel area, a transmission area, a bridge area, an overlap area, and a non-overlap area; a display element layer on the substrate, wherein the display element layer comprises a first display element overlapping the pixel area in the plan view, and a pixel defining layer defining therein a first opening, and the first opening defines therein an emission area of the first display element; and an anti-reflective layer on the display element layer, wherein the anti-reflective layer comprises a black matrix defining therein a first upper opening overlapping the first opening in the plan view, wherein the pixel defining layer and the black matrix overlap each other in the overlap area in the plan view. 2. The electronic device of claim 1 , wherein the overlap area is between the main area and the transmission area. 3. The electronic device of claim 1 , wherein the non-overlap area is between the overlap area and the transmission area. 4. The electronic device of claim 3 , wherein the transmission area includes an inner transmission area and an outer transmission area, and wherein the outer transmission area is between the main area and the inner transmission area. 5. The electronic device of claim 4 , wherein the non-overlap area is between the overlap area and the outer transmission area. 6. The electronic device of claim 1 , wherein only one of the pixel defining layer and the black matrix is disposed in the non-overlapping area. 7. The electronic device of claim 1 , wherein at least one of the pixel defining layer and the black matrix is disposed in the bridge area. 8. The electronic device of claim 1 , wherein the display element layer further comprises a second display element overlapping the pixel area in the plan view, and wherein the pixel defining layer defines therein a second opening and the second opening defines therein an emission area of the second display element. 9. The electronic device of claim 8 , wherein the first upper opening of the black matrix overlaps the second opening in the plan view. 10. The electronic device of claim 8 , wherein anti-reflective layer further comprises a first color filter overlapping the first upper opening in the plan view. 11. A display panel comprising: a substrate comprising a component area and a main area surrounding at least a portion of the component area, wherein the component area comprises a pixel area, a transmission area, a bridge area, an overlap area, and a non-overlap area; a display element layer on the substrate, wherein the display element layer comprises a first display element overlapping the pixel area in a plan view and a pixel defining layer defining therein a first opening, and the first opening defines an emission area of the first display element; and an anti-reflective layer on the display element layer, wherein the anti-reflective layer comprises a black matrix defining therein a first upper opening overlapping the first opening in the plan view, wherein the pixel defining layer and the black matrix overlap each other in the overlap area in the plan view. 12. The display panel of claim 11 , wherein the overlap area is between the main area and the transmission area. 13. The display panel of claim 11 , wherein the non-overlap area is between the overlap area and the transmission area. 14. The display panel of claim 13 , wherein the transmission area includes an inner transmission area and an outer transmission area, and wherein the outer transmission area is between the main area and the inner transmission area. 15. The display panel of claim 14 , wherein the non-overlap area is between the overlap area and the outer transmission area. 16. The display panel of claim 11 , wherein only one of the pixel defining layer and the black matrix is disposed in the non-overlapping area. 17. The display panel of claim 11 , wherein at least one of the pixel defining layer and the black matrix is disposed in the bridge area. 18. The display panel of claim 11 , wherein the display element layer further comprises a second display element overlapping the pixel area in the plan view, and wherein the pixel defining layer defines therein a second opening and the second opening defines therein an emission area of the second display element. 19. The display panel of claim 18 , wherein the first upper opening of the black matrix overlaps the second opening in the plan view. 20. The display panel of claim 18 , wherein the anti-reflective layer further comprises a first color filter overlapping the first upper opening in the plan view.

Assignees

Inventors

Classifications

  • Encapsulations · CPC title

  • comprising light absorbing layers, e.g. light-blocking layers · CPC title

  • comprising light absorbing layers, e.g. black layers · CPC title

  • Encapsulations · CPC title

  • Pixel-defining structures or layers, e.g. banks · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12396347B2 cover?
A display panel includes: a substrate including a component area and a main area surrounding at least a portion of the component area, the component area including a pixel area and a transmission area; a display element layer on the substrate, the display element layer including a first display element overlapping the pixel area of the component area in a plan view, a second display element ove…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/352. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 19 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).