Optically-enhanced multichip packaging

US12395246B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12395246-B2
Application numberUS-202318215056-A
CountryUS
Kind codeB2
Filing dateJun 27, 2023
Priority dateApr 13, 2020
Publication dateAug 19, 2025
Grant dateAug 19, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Optical chip-to-chip interconnects may use microLEDs as light sources. The interconnected chips may be on a same substrate. A pair of endpoint chips may each have associated optical transceiver subsystems, with transceiver circuitry in transceiver chips. Optical communications may be provided between the optical transceiver subsystems, with the optical transceiver subsystems in communication with their associated endpoint chips by way of metal layers in the substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. Optically interconnected integrated circuits, comprising: a substrate having a first hole and a second hole, the first hole and the second hole each extending through the substrate; a first integrated circuit (IC) chip, including logic circuitry, mounted to the substrate; a first transceiver IC chip electrically connected to the first IC chip and mounted to the substrate and having a first active side facing the substrate with a portion of the first active side having a first plurality optoelectronic devices hanging over the first hole of the substrate; the first plurality of optoelectronic devices having a first array of microLEDs and a first array of photodetectors; the first plurality of optoelectronic devices coupled to the first transceiver IC chip by way of direct bonds; a second IC chip, including logic circuitry, mounted to the substrate; a second transceiver IC chip electrically connected to the second IC chip and mounted to the substrate, the second transceiver IC chip having a second active side facing the substrate with a portion of the second active side having a second plurality optoelectronic devices hanging over the second hole of the substrate; the second plurality of optoelectronic devices having a second array of microLEDs and a second array of photodetectors; the second plurality of optoelectronic devices coupled to the second transceiver IC chip by way of direct bonds; a first optical coupling assembly on the first plurality of optoelectronic devices and a second optical coupling assembly on the second plurality of optoelectronic devices, the first optical coupling assembly at least in part in the first hole in the substrate and the second optical coupling assembly at least in part in the second hole in the substrate; a waveguide having a plurality of waveguide cores inside the first hole and the second hole of the substrate and optically coupling the first and second plurality of optoelectronic devices. 2. The optically interconnected integrated circuits of claim 1 , wherein the substrate is made from a rigid material. 3. The optically interconnected integrated circuits of claim 1 , wherein the substrate is made from a flexible material. 4. The optically interconnected integrated circuits of claim 1 , wherein a first lens is placed between the first plurality of optoelectronic devices and the waveguide, and a second lens is placed between the second plurality of optoelectronic devices and the waveguide. 5. The optically interconnected integrated circuits of claim 4 , wherein the first lens is spaced apart from the first plurality of optoelectronic devices by one focal length and the second lens is spaced apart from the second plurality of optoelectronic devices by one focal length. 6. The optically interconnected integrated circuits of claim 1 , further comprising a first turning mirror between the first plurality of optoelectronic devices and the waveguide and a second turning mirror between the second plurality of optoelectronic devices and the waveguide. 7. The optically interconnected integrated circuits of claim 1 , wherein the substrate includes metal signal layers connecting the first IC chip and the second IC chip. 8. The optically interconnected integrated circuits of claim 1 , wherein the first array of microLEDs and the first array of photodetectors are arranged in a first set of tiles and the second array of microLEDs and the second array of photodetectors are arranged in a second set of tiles.

Assignees

Inventors

Classifications

  • LED transmitters · CPC title

  • Bidirectionally operating package structures · CPC title

  • Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections · CPC title

  • H04B10/40Primary

    Transceivers · CPC title

  • H04B10/801Primary

    using optical interconnects, e.g. light coupled isolators, circuit board interconnections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12395246B2 cover?
Optical chip-to-chip interconnects may use microLEDs as light sources. The interconnected chips may be on a same substrate. A pair of endpoint chips may each have associated optical transceiver subsystems, with transceiver circuitry in transceiver chips. Optical communications may be provided between the optical transceiver subsystems, with the optical transceiver subsystems in communication wi…
Who is the assignee on this patent?
Avicenatech Corp
What technology area does this patent fall under?
Primary CPC classification H04B10/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 19 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).