Piecewise linear digital-to-analog converter circuit

US12388455B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12388455-B2
Application numberUS-202318338956-A
CountryUS
Kind codeB2
Filing dateJun 21, 2023
Priority dateJun 21, 2023
Publication dateAug 12, 2025
Grant dateAug 12, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A piecewise linear current-mode digital-to-analog converter circuit approximates an exponential output current over a range of input codes by generating linearly varying currents with different slopes of different ranges of the input codes. The piecewise linear current-mode digital-to-analog converter circuit includes a current generator circuit that generates the output current based on a reference voltage and a feedback signal. A variable resistance circuit is used to generate the feedback signal using the output current. Respective values of the reference voltage and the variable resistance circuit vary as a function of the input code.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus, comprising: a current generator circuit configured to generate an output current that approximates an exponential variation with respect to a plurality of input codes using a reference voltage and a feedback signal; a reference voltage circuit configured to determine respective values for the reference voltage for the plurality of input codes; and a variable resistance circuit coupled to the current generator circuit, wherein the variable resistance circuit is configured to adjust a resistance between the current generator circuit and a ground supply node based on the plurality of input codes; and generate the feedback signal using the output current. 2. The apparatus of claim 1 , wherein the reference voltage circuit includes a control circuit and a plurality of reference circuits configured to generate respective ones of a plurality of reference voltages, and wherein to determine respective values for the reference voltage for the plurality of input codes, the reference voltage circuit is further configured to select one of the plurality of reference voltages based on a first subset of a plurality of bits included in a given input code. 3. The apparatus of claim 2 , wherein to adjust the resistance between the current generator circuit and the ground supply node, the variable resistance circuit is further configured to adjust the resistance based on a second subset of the plurality of bits included in the given input code, wherein the second subset of the plurality of bits are less significant than the first subset of the plurality of bits. 4. The apparatus of claim 1 , wherein the current generator circuit includes at least one transistor coupled in series with the variable resistance circuit between a power supply node and the ground supply node, and wherein to generate the output current, the current generator circuit is configured to adjust a conductance of the at least one transistor. 5. The apparatus of claim 4 , wherein the current generator circuit is further configured to: compare the reference voltage and the feedback signal to generate a control signal; and adjust the conductance of the at least one transistor using the control signal. 6. The apparatus of claim 1 , wherein a value of the feedback signal corresponds to a voltage drop across the variable resistance circuit. 7. A method, comprising: receiving, by a digital-to-analog converter circuit, a plurality of input codes that include respective pluralities of bits; determining, by the digital-to-analog converter circuit, a particular reference voltage for a given input code of the plurality of input codes; determining, by the digital-to-analog converter circuit for the given input code, a particular value for a variable resistor included in the digital-to-analog converter circuit; generating a feedback signal using the variable resistor and an output current; and generating, by the digital-to-analog converter circuit, the output current using the particular reference voltage and the feedback signal. 8. The method of claim 7 , wherein determining the particular reference voltage includes determining the particular reference voltage based on a first subset of a plurality of bits included in the given input code. 9. The method of claim 8 , wherein determining the particular value for the variable resistor includes determining the particular value for the variable resistor based on a second subset of the plurality of bits included in the given input code, wherein the second subset is different than the first subset. 10. The method of claim 7 , further comprising generating a plurality of reference voltages, and wherein determining the particular reference voltage includes selecting one of the plurality of reference voltages based on the given input code. 11. The method of claim 7 , wherein the digital-to-analog converter circuit includes at least one transistor coupled in series with the variable resistor between a power supply node and a ground supply node, and wherein generating the output current includes adjusting a conductance of the at least one transistor. 12. The method of claim 11 , further comprising comparing the particular reference voltage to the feedback signal to generate a control signal, and further comprising adjusting the conductance of the at least one transistor using the control signal. 13. The method of claim 7 , further comprising activating a light-emitting diode by sinking the output current from a cathode terminal of the light-emitting diode, wherein an anode terminal of the light-emitting diode is coupled to a power supply node. 14. An apparatus, comprising: a plurality of light-emitting diodes coupled to a power supply node; and a plurality of current-mode digital-to-analog converter circuits coupled to corresponding ones of the plurality of light-emitting diodes, wherein the plurality of current-mode digital-to-analog converter circuits includes a given current-mode digital-to-analog converter circuit configured to: receive a plurality of input codes that include respective pluralities of bits; determine a particular reference voltage for a given input code of the plurality of input codes; determine, for the given input code, a particular value for a variable resistor included in the given current-mode digital-to-analog converter circuit; generate a feedback signal using the variable resistor and an output current; and sink the output current from a cathode terminal of a corresponding light-emitting diode of the plurality of light-emitting diodes, wherein a value of the output current is based on respective values of the particular reference voltage and the feedback signal. 15. The apparatus of claim 14 , further comprising a power converter circuit configured to generate a regulated supply voltage on the power supply node. 16. The apparatus of claim 15 , further comprising a selection circuit configured to select a minimum of respective voltages of corresponding cathode terminals of the plurality of light-emitting diodes to generate a minimum voltage signal, and wherein the power converter circuit is further configured to generate the regulated supply voltage using the minimum voltage signal. 17. The apparatus of claim 14 , wherein to determine the particular reference voltage, the given current-mode digital-to-analog converter circuit is further configured to determine the particular reference voltage based on a first subset of a plurality of bits included in the given input code. 18. The apparatus of claim 17 , wherein to determine the particular value for the variable resistor, the given current-mode digital-to-analog converter circuit is further configured to determine the particular value for the variable resistor based on a second subset of the plurality of bits included in the given input code, wherein the second subset is different than the first subset. 19. The apparatus of claim 14 , wherein the given current-mode digital-to-analog converter circuit includes a plurality of voltage reference circuits configured to generate a plurality of reference voltages, and wherein to determine the particular reference voltage, the given current-mode digital-to-analog converter circuit is further configured to select one of the plurality of reference voltages based on the given input code. 20. The apparatus of claim 14 , wherein to sink the output current, the given current-mode digital-to-analog converter circuit is further configured to adjust a conductance between the catho

Assignees

Inventors

Classifications

  • using current sources as quantisation value generators · CPC title

  • H03M1/1014Primary

    at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error (gain setting for range control H03M1/18) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12388455B2 cover?
A piecewise linear current-mode digital-to-analog converter circuit approximates an exponential output current over a range of input codes by generating linearly varying currents with different slopes of different ranges of the input codes. The piecewise linear current-mode digital-to-analog converter circuit includes a current generator circuit that generates the output current based on a refe…
Who is the assignee on this patent?
Apple Inc
What technology area does this patent fall under?
Primary CPC classification H03M1/1014. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 12 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).