Carrier based high volume system level testing of devices with pop structures

US12374420B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12374420-B2
Application numberUS-202318171373-A
CountryUS
Kind codeB2
Filing dateFeb 19, 2023
Priority dateMar 8, 2021
Publication dateJul 29, 2025
Grant dateJul 29, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket operable to receive a device under test (DUT); and (b) a carrier comprising an array of DUTs, wherein the carrier is operable to displace into the slot of the rack; and (c) an array of POP memory devices, wherein each POP memory device is disposed adjacent to a respective DUT in the array of DUTs. Further, the testing apparatus comprises a pick-and-place mechanism for loading the array of DUTs into the carrier and an elevator for transporting the carrier to the slot of the rack.

First claim

Opening claim text (preview).

What is claimed is: 1. A tester comprising: a socket structure configured to receive a device-under-test (DUT) held in a membrane pocket; a package-on-package (POP) structure configured to couple to the DUT from a vertical position relative to the DUT; and an actuator configured to engage the POP structure, the DUT, the membrane pocket, and the socket structure into a testing arrangement that pushes the DUT through the membrane pocket to make electrical and physical contact with the socket structure. 2. The tester of claim 1 , further comprising a carrier comprising pockets on a thin membrane, wherein a plurality of said DUTs are situated in said pockets, and wherein the carrier is operable to carry the DUT and to position the DUT to facilitate the testing arrangement. 3. The tester of claim 2 , wherein if the DUT is untested, the carrier is configured to move the DUT into a testing position, and wherein if the DUT is completed with testing, the carrier is configured to move the DUT from the testing position. 4. The tester of claim 1 , wherein the DUT comprises a ball-grid array, and wherein solder balls of the ball-grid are pushed through the membrane to make contact with the socket structure. 5. The tester of claim 1 , wherein the POP structure comprises an interposer layer configured to facilitate electrical connection. 6. The tester of claim 1 , wherein the POP structure comprises a first type of device, and wherein the DUT comprises a second type of device. 7. The tester of claim 1 , wherein the POP structure comprises a frame structure configured to facilitate alignment. 8. A tester comprising: a carrier configured to carry a device-under-test (DUT) and comprising a membrane pocket configured to hold the DUT; a slot configured to receive the carrier and to run a test on a testing arrangement; the testing arrangement comprising a package-on package (POP) structure, the DUT, the membrane pocket, and a socket structure; and an actuator configured to press on the testing arrangement to push the DUT through the membrane pocket to make electrical and physical contact with the socket structure. 9. The tester of claim 8 , wherein the DUT comprises a ball-grid array, and wherein the membrane is configured to be pushed through by solder balls of the ball-grid array to make electrical electrical contact with the socket structure. 10. The tester of claim 8 , wherein if the DUT is untested, the carrier is configured to move the DUT into a testing position, and wherein if the DUT is completed with testing, the carrier is configured to move the DUT from the testing position. 11. The tester of claim 8 , wherein the POP structure comprises at least one from a memory device or an RF device. 12. The tester of claim 8 , wherein the POP structure comprises an interposer layer configured to facilitate electrical connection. 13. The tester of claim 8 , wherein the POP structure comprises a first type of device, and wherein the DUT comprises a second type of device. 14. The tester of claim 8 , wherein the POP structure comprises a frame structure configured to facilitate alignment. 15. A tester comprising: a carrier configured to carry a device-under-test (DUT) and comprising a membrane pocket configured to hold the DUT; a slot configured to receive the carrier and comprising an interface board in a fixed position in the slot, wherein the interface board comprises a socket structure, wherein the slot is further configured to facilitate a testing arrangement comprising a package-on-package (POP) structure, the DUT, the membrane pocket, and the socket structure; and an actuator configured to press on the testing arrangement to push the DUT through the membrane pocket to make electrical and physical contact with the socket structure. 16. The tester of claim 15 , wherein if the DUT is untested, the carrier is configured to move the DUT into a testing position, and wherein if the DUT is completed with testing, the carrier is configured to move the DUT from the testing position. 17. The tester of claim 15 , wherein the POP structure comprises at least one from a memory device or an RF device. 18. The tester of claim 15 , wherein the DUT comprises a ball-grid array, and wherein solder balls of the ball-grid array are configured to be pushed through the membrane to make contact with the socket. 19. The tester of claim 15 , wherein the POP structure comprises a first type of device, and wherein the DUT comprises a second type of device. 20. The tester of claim 15 , wherein the POP structure comprises a frame structure configured to facilitate alignment.

Assignees

Inventors

Classifications

  • Contacting devices, e.g. sockets, burn-in boards or mounting fixtures (in general G01R1/04) · CPC title

  • Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture · CPC title

  • Interface to device under test · CPC title

  • Handlers or transport devices, e.g. loaders, carriers, trays · CPC title

  • Handling, conveying or loading, e.g. belts, boats, vacuum fingers (G01R31/2867 takes precedence; handling semiconductor devices or wafers during manufacture or treatment H10P72/00) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12374420B2 cover?
A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket operable to receive a device under test (DUT); and (b) a carrier comprising an array of DUTs, wherein…
Who is the assignee on this patent?
Advantest Test Solutions Inc
What technology area does this patent fall under?
Primary CPC classification G11C29/56016. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 29 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).