Self-aligned crossbar-compatible electrochemical memory structure

US12369330B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12369330-B2
Application numberUS-202117455737-A
CountryUS
Kind codeB2
Filing dateNov 19, 2021
Priority dateNov 19, 2021
Publication dateJul 22, 2025
Grant dateJul 22, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory structure is provided. The memory structure includes a top terminal, a multi-level nonvolatile electrochemical cell, a bottom terminal, a pedestal contact in the same metal level as the bottom terminal, and a vertical conductor fully self-aligned to the multi-level nonvolatile electrochemical cell and extending vertically from the pedestal contact.

First claim

Opening claim text (preview).

What is claimed is: 1. A memory structure comprising: a top terminal; a multi-level nonvolatile electrochemical cell; a bottom terminal; a pedestal contact in the same metal level as the bottom terminal; and a vertical conductor fully self-aligned to the multi-level nonvolatile electrochemical cell and extending vertically from the pedestal contact. 2. The structure of claim 1 , further comprising: a dielectric sidewall spacer separating the multi-level nonvolatile electrochemical cell from the self-aligned vertical conductor. 3. The structure of claim 1 , wherein the top terminal comprises a single via. 4. The structure of claim 1 , wherein a height of the self-aligned vertical conductor is equal to a height of the multi-level nonvolatile electrochemical cell. 5. The structure of claim 1 , wherein the self-aligned vertical conductor directly contacts sidewalls of the multi-level nonvolatile electrochemical cell. 6. The structure of claim 1 , wherein the pedestal contact comprises multiple individual contact structures. 7. The structure of claim 1 , wherein the pedestal contact is a single congruent structure. 8. The structure of claim 1 , wherein the pedestal contact surrounds the bottom terminal. 9. A memory structure comprising: a top terminal contacting a top contact; a multi-level nonvolatile electrochemical cell; a bottom terminal contacting a variable resistance channel of the multi-level nonvolatile electrochemical cell; a pedestal contact in the same metal level as the bottom terminal and contacting the variable resistance channel of the multi-level nonvolatile electrochemical cell; and a vertical conductor fully self-aligned to the multi-level nonvolatile electrochemical cell and extending vertically between the pedestal contact and the top contact. 10. The structure of claim 9 , further comprising: a dielectric sidewall spacer separating the multi-level nonvolatile electrochemical cell from the self-aligned vertical conductor. 11. The structure of claim 9 , wherein the top terminal comprises a single via. 12. The structure of claim 9 , wherein a height of the self-aligned vertical conductor is equal to a height of the multi-level nonvolatile electrochemical cell. 13. The structure of claim 9 , wherein the self-aligned vertical conductor directly contacts sidewalls of the multi-level nonvolatile electrochemical cell. 14. The structure of claim 9 , wherein the pedestal contact comprises multiple individual contact structures. 15. The structure of claim 9 , wherein the pedestal contact is a single congruent structure. 16. The structure of claim 9 , wherein the pedestal contact surrounds the bottom terminal. 17. A method of forming a memory structure, the method comprising: forming a top terminal contacting a top contact; forming a multi-level nonvolatile electrochemical cell; forming a bottom terminal contacting a variable resistance channel of the multi-level nonvolatile electrochemical cell; forming a pedestal contact in the same metal level as the bottom terminal and contacting the variable resistance channel of the multi-level nonvolatile electrochemical cell; and forming a vertical conducting fully self-aligned to the multi-level nonvolatile electrochemical cell and extending vertically between the pedestal contact and the top contact. 18. The method of claim 17 , further comprising: forming a dielectric sidewall spacer separating the multi-level nonvolatile electrochemical cell from the self-aligned vertical conductor. 19. The method of claim 17 , wherein the pedestal contact comprises multiple individual contact structures. 20. The method of claim 17 , wherein the pedestal contact is a single congruent structure.

Assignees

Inventors

Classifications

  • Constructional details · CPC title

  • Manufacture or treatment · CPC title

  • having three or more electrodes, e.g. transistor-like devices · CPC title

  • adapted for supplying ionic species · CPC title

  • adapted for essentially horizontal current flow, e.g. bridge type devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12369330B2 cover?
A memory structure is provided. The memory structure includes a top terminal, a multi-level nonvolatile electrochemical cell, a bottom terminal, a pedestal contact in the same metal level as the bottom terminal, and a vertical conductor fully self-aligned to the multi-level nonvolatile electrochemical cell and extending vertically from the pedestal contact.
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H10B61/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 22 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).