Shielded semiconductor package with open terminal and methods of making

US12341108B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12341108-B2
Application numberUS-202318455419-A
CountryUS
Kind codeB2
Filing dateAug 24, 2023
Priority dateDec 14, 2018
Publication dateJun 24, 2025
Grant dateJun 24, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device has a substrate. An electrical component is disposed over a surface of the substrate. An encapsulant is deposited over the electrical component and substrate. A portion of the surface of the substrate remains exposed from the encapsulant. A shielding layer is formed over the encapsulant. A portion of the shielding layer is removed to expose the portion of the surface of the substrate.

First claim

Opening claim text (preview).

What is claimed: 1. A method of making a semiconductor device, comprising: providing a substrate; depositing an encapsulant over a surface of the substrate, wherein a portion of the surface of the substrate including a plurality of contact pads is exposed from the encapsulant; providing a jig; disposing an insulating layer on a tab of the jig; disposing the substrate over the jig with the tab of the jig over the portion of the surface of the substrate and the portion of the surface of the substrate on the insulating layer; forming a shielding layer over the encapsulant; and removing a portion of the shielding layer to expose the portion of the surface of the substrate. 2. The method of claim 1 , wherein the portion of the surface of the substrate includes a contact pad. 3. The method of claim 2 , further including providing a semiconductor package comprising an interconnect structure of the semiconductor package connected to the contact pad. 4. A method of making a semiconductor device, comprising: providing a substrate; disposing a radio frequency (RF) electrical component over a first portion of a surface of the substrate; depositing an encapsulant over the first portion of the surface of the substrate; forming a shielding layer over the encapsulant and substrate; and removing a portion of the shielding layer over a second portion of the surface of the substrate, wherein the second portion of the surface of the substrate includes a plurality of contact pads. 5. The method of claim 4 , further including removing the portion of the shielding layer using laser ablation. 6. The method of claim 4 , further including: disposing a mask over the second portion of the surface of the substrate; and removing the portion of the shielding layer by removing the mask. 7. The method of claim 4 , further including disposing the substrate over a jig with a tab of the jig over the second portion of the surface of the substrate. 8. The method of claim 7 , further including disposing an insulating layer on the tab of the jig and disposing the second portion of the surface of the substrate on the insulating layer. 9. A method of making a semiconductor device, comprising: providing a substrate; disposing a radio frequency (RF) electrical component over the substrate; depositing an encapsulant over a first portion of the substrate and the RF electrical component; and forming a shielding layer over the encapsulant, wherein a second portion of the substrate is exposed from the encapsulant and shielding layer. 10. The method of claim 9 , wherein the substrate includes a contact pad disposed on the second portion of the substrate. 11. The method of claim 10 , further including disposing a semiconductor package adjacent to the substrate outside the encapsulant, wherein the semiconductor package includes an interconnect structure connected to the contact pad. 12. The method of claim 10 , wherein the contact pad is formed on a first surface of the substrate, and the encapsulant is deposited over the first surface of the substrate. 13. The method of claim 9 , further including forming the shielding layer to cover a top surface and every side surface of the encapsulant.

Assignees

Inventors

Classifications

  • using masks for insulating materials · CPC title

  • the substrate having spherical bumps for external connection · CPC title

  • using moulds · CPC title

  • on active surfaces of flip-chip devices, e.g. underfills · CPC title

  • of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12341108B2 cover?
A semiconductor device has a substrate. An electrical component is disposed over a surface of the substrate. An encapsulant is deposited over the electrical component and substrate. A portion of the surface of the substrate remains exposed from the encapsulant. A shielding layer is formed over the encapsulant. A portion of the shielding layer is removed to expose the portion of the surface of t…
Who is the assignee on this patent?
Stats Chippac Pte Ltd
What technology area does this patent fall under?
Primary CPC classification H10W42/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 24 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).