Display panel and display device including blocker

Patent metadata

Field	Value
Publication number	US-12336404-B2
Application number	US-202418645555-A
Country	US
Kind code	B2
Filing date	Apr 25, 2024
Priority date	Dec 28, 2020
Publication date	Jun 17, 2025
Grant date	Jun 17, 2025

Abstract

Disclosed are a display panel and a display device. The display panel includes: a pixel unit, including a pixel circuit and a light-emitting element, the pixel circuit includes a driving transistor and a threshold compensation transistor; a first power line configured to supply a first power supply voltage to the pixel circuit; a blocker, electrically connected with the first power line; and a first conductive structure, connected with the gate electrode of the driving transistor, the first channel and the second channel of the threshold compensation transistor are connected by a conductive connection portion; an area of an orthographic projection of a portion of the blocker overlapping with the first conductive structure on the base substrate is larger than an area of an orthographic projection of a portion of the blocker overlapping with the conductive connection portion on the base substrate.

First claim

The invention claimed is:

1. A display panel, comprising:
a base substrate;
a pixel unit, located on the base substrate and comprising a pixel circuit and a light-emitting element, the pixel circuit being configured to drive the light-emitting element, the pixel circuit comprising a driving transistor and a threshold compensation transistor, a first electrode of the threshold compensation transistor being connected with a second electrode of the driving transistor, a second electrode of the threshold compensation transistor being connected with a gate electrode of the driving transistor;
a first power line, configured to supply a first power supply voltage to the pixel circuit;
a blocker, electrically connected with the first power line; and
a first conductive structure, connected with the gate electrode of the driving transistor,
wherein the threshold compensation transistor comprises a first channel and a second channel, and the first channel and the second channel are connected by a conductive connection portion;
an orthographic projection of the blocker on the base substrate at least partially overlaps with an orthographic projection of the conductive connection portion on the base substrate;
an orthographic projection of the first conductive structure on the base substrate at least partially overlaps with the orthographic projection of the blocker on the base substrate;
an area of an orthographic projection of a portion of the blocker overlapping with the first conductive structure on the base substrate is larger than an area of an orthographic projection of a portion of the blocker overlapping with the conductive connection portion on the base substrate,
wherein the blocker comprises a first portion, a second portion, and a third portion, the first portion extends along a first direction, the second portion extends along a second direction, and the third portion extends along the first direction, and the first portion and the third portion are connected through the second portion, and the first portion and the second portion form an inverted T-shape.

2. The display panel according to claim 1 , wherein a material of the first conductive structure is the same as a material of the conductive connection portion.

3. The display panel according to claim 1 , wherein a material of the first conductive structure comprises a conductive material obtained by doping a semiconductor material.

4. The display panel according to claim 1 , further comprising a connection line, wherein the first conductive structure is connected with the gate electrode of the driving transistor through the connection line.

5. The display panel according to claim 4 , wherein a material of the first conductive structure is different from a material of the connection line.

6. The display panel according to claim 4 , wherein the connection line is in contact with the gate electrode of the driving transistor and the first conductive structure, respectively,
wherein the first conductive structure, the connection line and the gate electrode of the driving transistor constitute a gate signal portion of the driving transistor.

7. The display panel according to claim 4 , further comprising a connection element, wherein the light-emitting element is connected with the pixel circuit through the connection element, and the connection element comprises a shielding portion, the data line comprises two adjacent data lines, and the shielding portion is positioned between the two adjacent data lines, and the orthographic projection of the connection line on the base substrate at least partially overlaps with the orthographic projection of the shielding portion on the base substrate,
wherein the connection element further comprises a second connection electrode, and the pixel circuit is connected with the second connection electrode, and the second connection electrode is connected with the shielding portion, and the shielding portion is connected with the light-emitting element.

8. The display panel according to claim 1 , wherein the pixel circuit further comprises a first reset transistor, a second electrode of the first reset transistor is connected with the gate electrode of the driving transistor, and the first conductive structure is multiplexed as the second electrode of the first reset transistor,
wherein the display panel further comprises a first reset control signal line and a first initialization signal line, wherein a gate electrode of the first reset transistor is connected with the first reset control signal line, a first electrode of the first reset transistor is connected with the first initialization signal line, and an orthographic projection of the first electrode of the first reset transistor on the base substrate at least partially overlaps with the orthographic projection of the blocker on the base substrate.

9. The display panel according to claim 1 , further comprising a data line and a second conductive structure, wherein the data line is configured to provide a data signal to the pixel circuit, the data line is connected with the second conductive structure, and the orthographic projection of the blocker on the base substrate at least partially overlaps with an orthographic projection of the second conductive structure on the base substrate,
wherein the orthographic projection of the blocker on the base substrate at least partially overlaps with the orthographic projection of the data line on the base substrate.

10. The display panel according to claim 9 , wherein an area of an orthographic projection of a portion of the blocker overlapping with the second conductive structure on the base substrate is larger than the area of the orthographic projection of the portion of the blocker overlapping with the conductive connection portion on the base substrate.

11. The display panel according to claim 10 , wherein the area of the orthographic projection of the portion of the blocker overlapping with the first conductive structure on the base substrate is larger than the area of the orthographic projection of the portion of the blocker overlapping with the second conductive structure on the base substrate.

12. The display panel according to claim 9 , further comprising a gate line, wherein a gate electrode of the threshold compensation transistor is connected with the gate line, and the pixel circuit further comprises a data writing transistor, wherein a first electrode of the data writing transistor is connected with the data line, a second electrode of the data writing transistor is connected with a first electrode of the driving transistor, and a gate electrode of the data writing transistor is connected with the gate line; the second conductive structure is multiplexed as the first electrode of the data writing transistor.

13. The display panel according to claim 9 , further comprising a first connection electrode, wherein the data line is connected with the second conductive structure through the first connection electrode.

14. The display panel according to claim 9 , wherein the data line, the first connection electrode and the second conductive structure constitute a data signal portion, or the data line and the second conductive structure constitute a data signal portion.

15. The display panel according to claim 9 , wherein the pixel unit comprises a first pixel unit, a second pixel unit, and a third pixel unit, the first pixel unit and the second pixel unit are adjacent in a first direction, and the first pixel unit and the third pixel unit are adjacent in a second direction, the first direction intersects with the second direction;

Assignees

• Boe Technology Group Co Ltd

Inventors

• Wang Li
• Han Long
• Zhang Jie
• Dong Tian
• Wang Bo
• Wang Jingquan

Classifications

• G06F3/033

  Pointing devices displaced or positioned by the user {, e.g. mice, trackballs, pens or joysticks}; Accessories therefor (digitisers characterised by the transducing means G06F3/041) · CPC title

• G06F3/00

  Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements · CPC title

• G09G2330/02

  Details of power systems and of start or stop of display operation · CPC title

• H10K59/121

  characterised by the geometry or disposition of pixel elements · CPC title

• H10K2102/302

  of OLED structures · CPC title