Block layer persistent memory buffer
US-2024094950-A1 · Mar 21, 2024 · US
US12282685B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12282685-B2 |
| Application number | US-202318131446-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 6, 2023 |
| Priority date | Oct 24, 2022 |
| Publication date | Apr 22, 2025 |
| Grant date | Apr 22, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for operating a computational storage device includes receiving by a storage controller and from a host device: (1) a compute namespace setting instruction instructing the setting of a compute namespace; (2) a latency threshold value related to the compute namespace; (3) a program; (4) a first execute command using the program; and (5) a second execute command using the program. Additionally, the method includes transmitting, by the storage controller and to the host device, a latency message in response to the second execute command.
Opening claim text (preview).
What is claimed is: 1. A method for operating a computational storage device comprising a storage controller, the method comprising: receiving, by the storage controller and from a first host device, a first compute namespace setting instruction establishing a first compute namespace, a first latency threshold value related to the first compute namespace, a first program, a first execute command; loading, by the storage controller, the first program into the first computer namespace; activating, by the storage controller, the first program; receiving, by the storage controller and from the first host device, a second execute command; identifying, by the storage controller, a latency associated with the second execute command; and transmitting, by the storage controller and to the first host device, a first latency message based on execution of the second execute command. 2. The method of claim 1 , further comprising: storing, by the storage controller, the first execute command in a first command queue; and in response to a latency-related state being: a first state while storing the second execute command in the first command queue, storing by the storage controller the second execute command in the first command queue, and a second state while storing the second execute command in the first command queue, transmitting by the storage controller the first latency message to the first host device. 3. The method of claim 2 , wherein: the first state is a state in which a sum is equal to or smaller than the first latency threshold value, the sum acquired by adding: a first processing time required to process a first computing based on the first execute command using a first accelerator; and a second processing time required to process a second computing based on the second execute command using the first accelerator, and the second state is a state in which the sum is greater than the first latency threshold value. 4. The method of claim 1 , further comprising: storing, by the storage controller, the first execute command in a first command queue; processing, by a first accelerator, a first computing based on the first execute command; and in response to a latency-related state being: a first state while storing the second execute command in the first command queue, storing by the storage controller the second execute command in the first command queue, and a second state while storing the second execute command in the first command queue, transmitting by the storage controller the first latency message to the first host device. 5. The method of claim 4 , wherein: the first state is a state in which a sum is equal to or smaller than the first latency threshold value, the sum acquired by adding: a residue time required for the first accelerator to complete the first computing; and a processing time required for the first accelerator to process a second computing based on the second execute command, and the second state is a state in which the sum is greater than the first latency threshold value. 6. The method of claim 1 , further comprising: receiving, by the storage controller and from a second host device, a second compute namespace setting instruction establishing a second compute namespace different from the first compute namespace setting instruction, a second latency threshold value related to the second compute namespace, a second program different from the first program, and a third execute command; loading, by the storage controller, the second program in to the second computer namespace; activating, by the storage controller, the second program; receiving, by the storage controller and from the second host device, a fourth execute command; identifying, by the storage controller, a latency associated with the fourth execute command; and transmitting, by the storage controller and to the second host device, a second latency message based on executing of the fourth execute command. 7. The method of claim 6 , wherein: the first host device includes a first virtual machine related to a first tenant, and the second host device includes a second virtual machine related to a second tenant. 8. The method of claim 6 , further comprising: storing, by the storage controller, the third execute command in a second command queue; and in response to a latency-related state being: a first state while storing the fourth execute command in the second command queue, storing by the storage controller the fourth execute command in the second command queue, and a second state while storing the fourth execute command in the second command queue, transmitting by the storage controller the second latency message to the second host device. 9. The method of claim 1 , further comprising: receiving by the storage controller and from a second host device: the first compute namespace setting instruction, and a third execute command using the first program, wherein the storage controller does not transmit a latency message to the second host device in response to the third execute command. 10. The method of claim 9 , further comprising: storing, by the storage controller, the first execute command in a first command queue; in response to a latency-related state being: a first state while storing the second execute command in the first command queue, storing by the storage controller the second execute command in the first command queue, and a second state while storing the second execute command in the first command queue, transmitting by the storage controller the first latency message to the first host device; and storing, by the storage controller, the third execute command in the first command queue without determining whether the latency-related state is the first state or the second state. 11. The method of claim 1 , further comprising: receiving by the storage controller and from a second host device: the first compute namespace setting instruction, a second latency threshold value related to the first compute namespace, and a third execute command using the first program; and transmitting, by the storage controller and to the second host device, a second latency message in response to the third execute command. 12. The method of claim 11 , further comprising: storing, by the storage controller, the first execute command in a first command queue; and in response to a latency-related state being: a first state while storing the second execute command in the first command queue, storing by the storage controller the second execute command in the first command queue, a second state while storing the second execute command in the first command queue, transmitting by the storage controller the first latency message to the first host device, a third state while storing the third execute command in the first command queue, storing by the storage controller the third execute command in the first command queue, and a fourth state while storing the third execute command in the first command queue, transmitting by the storage controller the second latency message to the second host device. 13. The method of claim 1 , wherein the first compute namespace includes a command queue, a queue control engine, a DMA (Direct Memory Access) engine, an accelerator, and a buffer memory of the computational storage device. 14. The method of claim 1 , wherein the first latency message is transmitted to the first host device in an AER (Asynchronous Error Reporting) scheme. 15. The method of claim 1 , wherein the first latency message includes a message indicating
Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title
in relation to response time · CPC title
Latency reduction · CPC title
for peripheral access to main memory, e.g. direct memory access [DMA] · CPC title
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.