Leadframe, encapsulated package with punched lead and sawn side flanks, and corresponding manufacturing method

US12165959B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12165959-B2
Application numberUS-202117150739-A
CountryUS
Kind codeB2
Filing dateJan 15, 2021
Priority dateJan 17, 2020
Publication dateDec 10, 2024
Grant dateDec 10, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A package includes a carrier, an electronic component on the carrier, an encapsulant encapsulating at least part of the carrier and the electronic component, and at least one lead extending beyond the encapsulant and having a punched surface, wherein at least part of at least one side flank of the encapsulant has a sawn texture.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of manufacturing a package, the method comprising: mounting an electronic component on a carrier; encapsulating at least part of the carrier and the electronic component by an encapsulant; punching at least one lead extending beyond the encapsulant; and sawing at least part of at least one side flank of the encapsulant, wherein the method comprises: mounting further electronic components on further carriers, so that the further electronic components and the further carriers are arranged in a plurality of rows and columns; encapsulating at least part of the further carriers and the further electronic components by further encapsulant; punching further leads extending beyond the further encapsulant; sawing further side flanks of the further encapsulant; connecting a clipframe to at least part of the carriers, wherein the clipframe comprises a plurality of clips between two adjacent columns; and separating the clipframe into the clips by punching a tie bar connecting adjacent clips. 2. The method according to claim 1 , wherein the method comprises connecting carriers of at least one column by at least one tie bar, and subsequently singularizing into the plurality of packages by sawing through the at least one tie bar. 3. The method according to any of claim 1 , wherein the method comprises carrying out the punching before the sawing. 4. The method according to claim 1 , wherein the method comprises carrying out the sawing along a sawing direction perpendicular to an extension direction of each of the columns. 5. The method according to claim 1 , wherein the method comprises testing the packages before the sawing, and in particular after the punching. 6. The method according to claim 1 , wherein the method comprises one of the following: punching a plurality of leads by removing a continuous strip of material connecting the carriers; and punching a plurality of leads by removing a plurality of non-continuous sections of material connecting the carriers. 7. The method according to claim 1 , wherein the method comprises arranging the leads in an interdigitate fashion. 8. The method according to claim 1 , further comprising: providing at least one second lead extending away from an opposite side of the encapsulant as the at least one lead; and punching the least one second lead.

Assignees

Inventors

Classifications

  • Multiple chips on leadframes · CPC title

  • H10W74/111Primary

    the semiconductor body being completely enclosed · CPC title

  • using moulds · CPC title

  • Tape carriers or flat leads · CPC title

  • Bumps or wires · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12165959B2 cover?
A package includes a carrier, an electronic component on the carrier, an encapsulant encapsulating at least part of the carrier and the electronic component, and at least one lead extending beyond the encapsulant and having a punched surface, wherein at least part of at least one side flank of the encapsulant has a sawn texture.
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10W74/111. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 10 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).