Embedded bridge die with through-silicon vias

US12159813B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12159813-B2
Application numberUS-202318111329-A
CountryUS
Kind codeB2
Filing dateFeb 17, 2023
Priority dateJun 30, 2017
Publication dateDec 3, 2024
Grant dateDec 3, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit (IC) package comprising a-substrate having a first side and an opposing a second side, and a bridge die within the substrate. The bridge die comprises a plurality of vias extending from a first side to a second side of the bridge die. The bridge die comprises a first plurality of pads on the first side of the bridge die and a second plurality of pads on the second side. The plurality of vias interconnect ones of the first plurality of pads to ones of the second plurality of pads. The bridge die comprises an adhesive film over a layer of silicon oxide on the second side of the bridge die.

First claim

Opening claim text (preview).

We claim: 1. An apparatus, comprising: a package substrate comprising a plurality of subsurface metallization structures in a dielectric layer, the dielectric layer intervening between neighboring ones of the plurality of subsurface metallization structures; a bridge die in a cavity of the package substrate, the bridge die over the plurality of subsurface metallization structures, and the bridge die having vias between a bottom side and a top side of the bridge die, one of the vias electrically coupled to one of the plurality of subsurface metallization structures; a first via in the package substrate, the first via outside of the bridge die and laterally spaced apart from a first sidewall of the bridge die, wherein the first via has an uppermost surface above the top side of the bridge die; and a second via in the package substrate, the second via outside of the bridge die and laterally spaced apart from a second sidewall of the bridge die, wherein the second via has an uppermost surface above the top side of the bridge die, the second sidewall of the bridge die laterally opposite the first sidewall of the bridge die. 2. The apparatus of claim 1 , wherein the vias of the bridge die extend from the bottom side to the top side of the bridge die. 3. The apparatus of claim 1 , wherein the one of the vias is electrically coupled to the one of the plurality of subsurface metallization structures by a solder joint. 4. The apparatus of claim 1 , further comprising: a first die over the package substrate, the first die electrically coupled to the bridge die and to the first via. 5. The apparatus of claim 4 , further comprising: a second die over the package substrate and laterally spaced apart from the first die, the second die electrically coupled to the bridge die and to the second via. 6. The apparatus of claim 5 , wherein the first die is electrically coupled to the second die by the bridge die. 7. The apparatus of claim 1 , wherein the first via has a bottommost surface above the bottom side of the bridge die. 8. The apparatus of claim 1 , wherein the bridge die is in the dielectric layer. 9. The apparatus of claim 8 , wherein the first via and the second via are in the dielectric layer. 10. An apparatus, comprising: a substrate comprising a plurality of metallization structures in a dielectric layer, the dielectric layer intervening between neighboring ones of the plurality of metallization structures; a bridge die embedded within the substrate, the bridge die vertically over the plurality of metallization structures, and the bridge die having vias extending therein, one of the vias vertically over and coupled to one of the plurality of metallization structures; a first via in the substrate, the first via outside of the bridge die and laterally spaced apart from the bridge die along a first direction, wherein the first via has an uppermost surface above a top side of the bridge die; and a second via in the substrate, the second via outside of the bridge die and laterally spaced apart from the bridge die along a second direction, wherein the second via has an uppermost surface above the top side of the bridge die, the second direction opposite the first direction. 11. The apparatus of claim 10 , wherein the vias of the bridge die extend entirely through the bridge die. 12. The apparatus of claim 10 , wherein the one of the vias is coupled to the one of the plurality of metallization structures by a solder joint. 13. The apparatus of claim 10 , further comprising: a first die coupled to the bridge die and to the first via, and a second die coupled to the bridge die and to the second via. 14. An apparatus, comprising: a substrate comprising a plurality of subsurface metallization structures in a dielectric layer, the dielectric layer intervening between neighboring ones of the plurality of subsurface metallization structures; a bridge die in the substrate in a region above the plurality of subsurface metallization structures, the bridge die having a top side opposite a bottom side, and a first sidewall and a second sidewall between the top side and the bottom side, the second sidewall laterally opposite from the first sidewall, and the bridge die having vias between the bottom side and the top side of the bridge die, one of the vias electrically coupled to one of the plurality of subsurface metallization structures; a first via in the substrate, the first via outside of the bridge die and laterally spaced apart from the first sidewall of the bridge die along a first direction, wherein the first via has an uppermost surface above the top side of the bridge die; and a second via in the substrate, the second via outside of the bridge die and laterally spaced apart from the second sidewall of the bridge die along a second direction, wherein the second via has an uppermost surface above the top side of the bridge die, the second direction opposite the first direction. 15. The apparatus of claim 14 , wherein the vias of the bridge die extend from the bottom side to the top side of the bridge die. 16. The apparatus of claim 14 , wherein the one of the vias is electrically coupled to the one of the plurality of subsurface metallization structures by a solder joint. 17. The apparatus of claim 14 , further comprising: a first die over the substrate, the first die coupled to the bridge die and to the first via. 18. The apparatus of claim 17 , further comprising: a second die over the substrate and laterally spaced apart from the first die, the second die coupled to the bridge die and to the second via.

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • characterised by multiple insulating or insulated package substrates, interposers or RDLs · CPC title

  • H10W90/00Primary

    Package configurations · CPC title

  • Bond pads, in general · CPC title

  • of die-attach connectors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12159813B2 cover?
An integrated circuit (IC) package comprising a-substrate having a first side and an opposing a second side, and a bridge die within the substrate. The bridge die comprises a plurality of vias extending from a first side to a second side of the bridge die. The bridge die comprises a first plurality of pads on the first side of the bridge die and a second plurality of pads on the second side. Th…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 03 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).