Analog-to-digital converter system and method

US12136930B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12136930-B2
Application numberUS-202217876205-A
CountryUS
Kind codeB2
Filing dateJul 28, 2022
Priority dateSep 8, 2021
Publication dateNov 5, 2024
Grant dateNov 5, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides an analog-to-digital converter system comprising a sampler configured to sample an input signal and provide at least two output signals with a predetermined output sample rate, and an analog-to-digital converter for each one of the output signals and configured to convert the respective output signal into a digital signal with a predetermined converter sample rate, wherein the converter sample rate is higher than the output sample rate. Further, the present disclosure provides a respective method.

First claim

Opening claim text (preview).

What is claimed is: 1. An analog-to-digital converter system comprising: a sampler configured to sample an input signal and provide at least two output signals with a predetermined output sample rate; an analog-to-digital converter for each one of the output signals and configured to convert the respective output signal into a digital signal with a predetermined converter sample rate, wherein the converter sample rate is higher than the output sample rate; and a signal processor configured to receive the digital signals and to determine the highest signal value and the lowest signal value for at least two samples of the digital signals in each sampling period of the sampler, and to determine a sample value for a respective sample for each one of the digital signals based on the determined highest signal value and lowest signal value. 2. The analog-to-digital converter system according to claim 1 , wherein the signal processor is configured to receive the digital signals and to convert the digital signals into rate-modified digital signals with a sample rate that is different than the converter sample rate. 3. The analog-to-digital converter system according to claim 2 , wherein the sample rate of the rate-modified digital signals is equal to the output sample rate. 4. The analog-to-digital converter system according to claim 1 , wherein the signal processor is configured to receive the digital signals and to perform a sample point adjustment of the digital signals. 5. The analog-to-digital converter system according to claim 1 , wherein the signal processor is configured to receive the digital signals and to down convert the digital signals. 6. The analog-to-digital converter system according to claim 1 , wherein the signal processor is configured to receive the digital signals and to filter the digital signals. 7. The analog-to-digital converter system according to claim 1 , wherein the signal processor is configured to receive the digital signals and to at least one of sum at least two samples of each one of the digital signals prior to determining the sample value for the respective rate-modified signal or to integrate each one of the digital signals over a predetermined amount of time prior to determining the sample value for the respective rate-modified signal. 8. The analog-to-digital converter system according to claim 1 , wherein the signal processor is configured to receive the digital signals and to perform at least one of a static non-linearity correction on the digital signals and a dynamic non-linearity correction on the digital signals and a droop correction on the digital signals. 9. The analog-to-digital converter system according to claim 1 , wherein the sampler comprises a switch that consecutively provides the input signal to a plurality of sample circuits. 10. A method for converting analog signals into digital signals, the method comprising: sampling an input signal and providing at least two output signals with a predetermined output sample rate based on the sampled input signal; converting each one of the output signals into a digital signal with a predetermined converter sample rate, wherein the converter sample rate is higher than the output sample rate; determining the highest signal value and the lowest signal value for at least two samples of the digital signals in each sampling period; and determining a sample value for a respective sample for each one of the digital signals based on the determined highest signal value and lowest signal value. 11. The method according to claim 10 , further comprising: converting the digital signals into rate-modified digital signals with a sample rate that is different than the converter sample rate. 12. The method according to claim 11 , wherein the sample rate of the rate-modified digital signals is equal to the output sample rate. 13. The method according claim 10 , further comprising: performing a sample point adjustment of the digital signals. 14. The method according to claim 10 , further comprising: down converting the digital signals. 15. The method according to claim 10 , further comprising at least of one: summing at least two samples of each one of the digital signals prior to determining the sample value for the respective rate-modified signal, or integrating each one of the digital signals over a predetermined amount of time prior to determining the sample value for the respective rate-modified signal. 16. The method according to claim 10 , further comprising: performing a static non-linearity correction on the digital signals. 17. The method according to claim 10 , further comprising: performing a dynamic non-linearity correction on the digital signals. 18. The method according to claim 10 , further comprising: performing a droop correction on the digital signals.

Assignees

Inventors

Classifications

  • H03M1/1215Primary

    using time-division multiplexing · CPC title

  • Details of sampling arrangements or methods · CPC title

  • Clamping, i.e. adjusting the DC level of the input signal to a predetermined value · CPC title

  • by filtering · CPC title

  • H03M1/126Primary

    Multi-rate systems, i.e. adaptive to different fixed sampling rates · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12136930B2 cover?
The present disclosure provides an analog-to-digital converter system comprising a sampler configured to sample an input signal and provide at least two output signals with a predetermined output sample rate, and an analog-to-digital converter for each one of the output signals and configured to convert the respective output signal into a digital signal with a predetermined converter sample rat…
Who is the assignee on this patent?
Rohde & Schwarz
What technology area does this patent fall under?
Primary CPC classification H03M1/1215. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 05 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).