Memory module, main board, and server device

US12079146B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12079146-B2
Application numberUS-202117383056-A
CountryUS
Kind codeB2
Filing dateJul 22, 2021
Priority dateDec 30, 2020
Publication dateSep 3, 2024
Grant dateSep 3, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory module includes a memory substrate including a main connector and an auxiliary connector, configured to be connected to an external device; and a plurality of memory chips mounted on at least one of a first surface or a second surface of the memory substrate, wherein the main connector is disposed on one side of the memory substrate, and the auxiliary connector is disposed on the second surface of the memory substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A server device, comprising: a main board including a processor socket, a first memory module socket, a second memory module socket, a board connector an extension wiring and a channel wiring connecting the processor socket to the first memory module socket; a processor coupled to the processor socket; a first memory module connected to the first memory module socket; a board-to-board (B2B) connector coupled to the first memory module; and a second memory module connected to the second memory module socket, wherein: the first memory module is connected to the processor by the channel wiring, and the second memory module is connected to the processor by the channel wiring, the first memory module, the B2B connector, the board connector, and the extension wiring, the first memory module socket and the second memory module socket are integrally coupled to the main board, the board connector is connected to the B2B connector and disposed between the first memory module socket and the second memory module socket, and the extension wiring connects the board connector to the second memory module socket. 2. The server device as claimed in claim 1 , further comprising: a third memory module, wherein: the board connector is provided in plural to include a first board connector disposed between the first memory module socket and the second memory module socket, and a second board connector, the extension wiring is provided in plural to include a first extension wiring connected between the first board connector and the second memory module socket, and a second extension wiring, the main board further includes a third memory module socket coupled to the third memory module, the third memory module is connected to the processor by the channel wiring, the first memory module, the first B2B connector, the first board connector, the first extension wiring, the second memory module, a second B2B connector connected to the second board connector, and the second extension wiring connected between the second board connector and the third memory module socket, the third memory module socket, is different from the first memory module socket and the second memory module socket, and each of the second memory module and the third memory module has a different structure from the first memory module. 3. The server device as claimed in claim 2 , wherein the first memory module includes a memory buffer chip configured to transmit at least one of a data signal and a command/address signal received from the processor to at least one of the second memory module and the third memory module. 4. The server device as claimed in claim 1 , wherein: the main board further includes a third memory module socket different from the first memory module socket and the second memory module socket, the board connector is provided in plural to include a first board connector and a second board connector, the first board connector is disposed between the first memory module socket and the second memory module socket, and the second board connector is disposed between the third memory module socket and the second memory module socket. 5. The server device as claimed in claim 4 , further comprising: a third memory module connected to the third memory module socket, wherein; an extension wiring is provided in plural to include a first extension wiring connected between the first board connector and the second memory module socket, and a second extension wiring, the third memory module, is connected to the processor by the second extension wiring, a second (B2B) connector connected between the second board connector and the second memory module, the second memory module, the first extension wiring the first B2B connector, the first memory module, and the channel wiring, and the second extension wiring is connected between the second board connector and the third memory module socket. 6. The server device as claimed in claim 5 , wherein the third memory module has a different structure from the first memory module and the second memory module, and each of the first memory module and the second memory module has the same structure. 7. The server device as claimed in claim 6 , wherein the number of semiconductor chips included in the third memory module is less than the number of semiconductor chips included in the first memory module. 8. A server device, comprising: a main board including a processor socket, a first memory module socket, a second memory module socket, a channel wiring, a board connector, and an extension wiring; a processor coupled to the processor socket; a first memory module connected to the first memory module socket; a board-to-board (B2B) connector connecting the first memory module to the board connector; and a second memory module connected to the second memory module socket, wherein: the first memory module is connected to the processor by the channel wiring, and the second memory module is connected to the processor by: the channel wiring connecting the processor socket to the first memory module socket, the first memory module, the B2B connector, the board connector, and the extension wiring connecting the board connector to the second memory module socket.

Assignees

Inventors

Classifications

  • Mechanical coupling (back panels H05K7/1438) · CPC title

  • Control signal output circuits, e.g. status or busy flags, feedback command signals · CPC title

  • Arrangements for interconnecting storage elements electrically, e.g. by wiring · CPC title

  • Electrical coupling · CPC title

  • Printed circuits being substantially perpendicular to each other (for printed connections H05K3/366) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12079146B2 cover?
A memory module includes a memory substrate including a main connector and an auxiliary connector, configured to be connected to an external device; and a plurality of memory chips mounted on at least one of a first surface or a second surface of the memory substrate, wherein the main connector is disposed on one side of the memory substrate, and the auxiliary connector is disposed on the secon…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F13/4068. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 03 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).