Substrate processing system for processing substrates with an electronics module located behind a door in a front wall of the substrate processing system

US12051602B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12051602-B2
Application numberUS-202117244235-A
CountryUS
Kind codeB2
Filing dateApr 29, 2021
Priority dateMay 4, 2020
Publication dateJul 30, 2024
Grant dateJul 30, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The disclosure relates to a semiconductor processing system for processing semiconductor substrates and provided with a housing formed by a wall. The system may further comprise a processing module and a cassette module, the cassette module located adjacent the processing module. An electronics module may be provided with a support for mounting electronic components, whereby the electronics module is located behind a door in the wall of the system to create access for maintenance. The electronic components have a straight mounting basis for mounting of the electronics components whereby the mounting basis is mounted in the system under an angle between 10 and 80 degrees with respect to the door when the door is closed.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor processing system for processing semiconductor substrates, the system further comprising: a housing including a front wall, a back wall, and side walls; a processing module provided with a reactor for processing the substrates; a cassette module provided with a load port for supporting a substrate cassette, the cassette module located adjacent the processing module, wherein the cassette module is located between the front wall and the processing module; an internal wall separating the cassette module from the processing module; an electronics module provided with a support for mounting electronic components, whereby the electronics module is located behind a door in the front wall of the housing of the semiconductor processing system to create access to the electronic components, wherein the electronic components have a straight mounting basis in the support for mounting of the electronic components whereby the straight mounting basis is mounted in the semiconductor processing system at an angle about a substantially vertical axis between 5 and 85 degrees from a closed position of the door; a mounting wall mounted to a frame of the cassette module, said mounting wall is parallel to the front wall and parallel to the door when the door is closed, wherein the front wall of the housing of the semiconductor processing system is facing a clean room. 2. The semiconductor processing system according to claim 1 , wherein the straight mounting basis of the electronics components is mounted at an angle between 10 and 60 degrees from a closed position of the door. 3. The semiconductor processing system according to claim 1 , wherein the mounting wall of the electronics module is mounted at an angle between 20 and 50 degrees from a closed position of the door. 4. The semiconductor processing system according to claim 1 , wherein the electronic components comprise a circuit breaker in electronic communication with a wafer handling robot configured to transfer semiconductor substrates between a wafer boat of the processing module and a substrate cassette at the load port of the cassette module. 5. The semiconductor processing system according to claim 4 , wherein the electronics components are mounted on the mounting wall at an angle between 5 and 85 degrees with respect to the mounting wall. 6. The semiconductor processing system according to claim 1 , wherein the electronic components comprise a circuit breaker. 7. The semiconductor processing system according to claim 6 , wherein the system comprises a wafer handling robot configured to transfer semiconductor substrates between a wafer boat of the processing module and a substrate cassette at the load port of the cassette module. 8. The semiconductor processing system according to claim 1 , wherein the cassette module further comprises: a substrate cassette receiving platform, disposed at the front wall of the system; a cassette handler configured to transport substrate cassettes between the substrate cassette receiving platform and the load port.

Assignees

Inventors

Classifications

  • the wafers being placed on a robot blade or gripped by a gripper for conveyance · CPC title

  • involving loading and unloading of wafers · CPC title

  • Docking arrangements · CPC title

  • Storage means · CPC title

  • Mechanical parts of transfer devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12051602B2 cover?
The disclosure relates to a semiconductor processing system for processing semiconductor substrates and provided with a housing formed by a wall. The system may further comprise a processing module and a cassette module, the cassette module located adjacent the processing module. An electronics module may be provided with a support for mounting electronic components, whereby the electronics mod…
Who is the assignee on this patent?
Asm Ip Holding Bv
What technology area does this patent fall under?
Primary CPC classification H10P72/3404. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 30 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).