Semiconductor manufacturing apparatus and method of manufacturing semiconductor device

US11935775B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11935775-B2
Application numberUS-202017117979-A
CountryUS
Kind codeB2
Filing dateDec 10, 2020
Priority dateMar 17, 2020
Publication dateMar 19, 2024
Grant dateMar 19, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to one embodiment, there is provided a semiconductor manufacturing apparatus including a rotatable substrate stage, a first measuring mechanism and a second measuring mechanism. On the rotatable substrate stage, a laminated substrate used for manufacturing a semiconductor device is placed. The laminated substrate is formed by a first substrate and a second substrate to be laminated to each other. The first measuring mechanism measures an edge of the first substrate and an edge of the second substrate from a first direction. The second measuring mechanism measures the edge of the first substrate and the edge of the second substrate from a second direction. The second direction is a direction different from the first direction in an angle to a normal of the first substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor manufacturing apparatus comprising: a rotatable substrate stage on which a laminated substrate used for manufacturing a semiconductor device is placed, the laminated substrate being formed by a first substrate and a second substrate to be laminated to each other; a first measuring mechanism that measures an edge of the first substrate and an edge of the second substrate in a first direction; a second measuring mechanism that measures the edge of the first substrate and the edge of the second substrate in a second direction, the second direction being a direction different from the first direction in an angle to a normal of the first substrate; and a controller configured to determine a center position of the first substrate and a center position of the second substrate according to a measurement result of the first measuring mechanism and a measurement result of the second measuring mechanism. 2. The semiconductor manufacturing apparatus according to claim 1 , wherein the first direction is a direction along the normal of a surface of the first substrate, and the second direction is a direction along the surface of the first substrate. 3. The semiconductor manufacturing apparatus according to claim 1 , wherein the controller controls a measurement operation of the first measuring mechanism and a measurement operation of the second measuring mechanism in parallel, and acquires the measurement result of the first measuring mechanism and the measurement result of the second measuring mechanism in parallel. 4. The semiconductor manufacturing apparatus according to claim 1 , wherein the controller sequentially controls a measurement operation of the first measuring mechanism and a measurement operation of the second measuring mechanism, and sequentially acquires the measurement result of the first measuring mechanism and the measurement result of the second measuring mechanism. 5. The semiconductor manufacturing apparatus according to claim 1 , wherein the controller determines a center position of the laminated substrate according to the center position of the first substrate and the center position of the second substrate. 6. The semiconductor manufacturing apparatus according to claim 5 , wherein the controller determines the center position of the first substrate or the center position of the second substrate to be the center position of the laminated substrate. 7. The semiconductor manufacturing apparatus according to claim 5 , wherein the controller determines a midpoint between the center position of the first substrate and the center position of the second substrate to be the center position of the laminated substrate. 8. The semiconductor manufacturing apparatus according to claim 1 , further comprising a trimming mechanism that trims at least one of an outer periphery of the first substrate and an outer periphery of the second substrate, wherein the controller determines a center position of the laminated substrate according to the center position of the first substrate and the center position of the second substrate, and controls the trimming mechanism according to the center position of the laminated substrate. 9. The semiconductor manufacturing apparatus according to claim 8 , wherein the controller causes the trimming mechanism to trim an edge of the laminated substrate in a state where the center position of the laminated substrate aligns with a rotation center of the substrate stage. 10. The semiconductor manufacturing apparatus according to claim 1 , wherein the controller obtains a distance between the center position of the first substrate and the center position of the second substrate according to the center position of the first substrate and the center position of the second substrate, and determines whether the distance is within an allowable range. 11. The semiconductor manufacturing apparatus according to claim 1 , further comprising a third measuring mechanism that measures a reference position on the first substrate in a third direction, the third direction being different from the first direction and the second direction in an angle to the normal of the first substrate. 12. A method of manufacturing a semiconductor device, comprising: measuring an edge of a first substrate and an edge of a second substrate of a laminated substrate used for manufacturing a semiconductor device, the laminated substrate being formed by the first substrate and the second substrate to be laminated to each other; determining a center position of the first substrate and a center position of the second substrate according to a result of the measuring; and determining a center position of the laminated substrate according to the center position of the first substrate and the center position of the second substrate. 13. The method of manufacturing a semiconductor device according to claim 12 , wherein the measuring includes: measuring the edge of the first substrate and the edge of the second substrate in a first direction; and measuring, according to a result of the measuring in the first direction, the edge of the first substrate and the edge of the second substrate in a second direction, the second direction being different from the first direction in an angle to a normal of the first substrate. 14. The method of manufacturing a semiconductor device according to claim 13 , wherein the first direction is a direction along the normal of a surface of the first substrate, and the second direction is a direction along the surface of the first substrate. 15. The method of manufacturing a semiconductor device according to claim 12 , wherein the determining the center position of the laminated substrate includes determining a midpoint between the center position of the first substrate and the center position of the second substrate to be the center position of the laminated substrate. 16. The method of manufacturing a semiconductor device according to claim 12 , further comprising trimming an edge of the laminated substrate according to the center position of the laminated substrate. 17. The method of manufacturing a semiconductor device according to claim 12 , further comprising: obtaining a lamination misalignment between the first substrate and the second substrate according to the center position of the first substrate and the center position of the second substrate; and determining that the laminated substrate is processable according to the lamination misalignment within an allowable range, or determining that the laminated substrate is unprocessable according to the lamination misalignment outside the allowable range. 18. The method of manufacturing a semiconductor device according to claim 12 , further comprising: obtaining a lamination misalignment between the first substrate and the second substrate according to the center position of the first substrate and the center position of the second substrate; and correcting a processing condition according to the lamination misalignment, and processing the laminated substrate under the corrected processing condition.

Assignees

Inventors

Classifications

  • Apparatus for mechanical treatment or grinding or cutting · CPC title

  • Apparatus for monitoring, sorting, marking, testing or measuring · CPC title

  • H10P72/53Primary

    using optical controlling means · CPC title

  • H01L21/681Primary

    Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11935775B2 cover?
According to one embodiment, there is provided a semiconductor manufacturing apparatus including a rotatable substrate stage, a first measuring mechanism and a second measuring mechanism. On the rotatable substrate stage, a laminated substrate used for manufacturing a semiconductor device is placed. The laminated substrate is formed by a first substrate and a second substrate to be laminated to…
Who is the assignee on this patent?
Kioxia Corp
What technology area does this patent fall under?
Primary CPC classification H10P72/53. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 19 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).