DC inverter/converter current balancing for paralleled phase leg switches
US-11075589-B2 · Jul 27, 2021 · US
US11804837B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-11804837-B1 |
| Application number | US-202217840863-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jun 15, 2022 |
| Priority date | Jun 15, 2022 |
| Publication date | Oct 31, 2023 |
| Grant date | Oct 31, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A switch circuit electrically connected to a power source and a first control source and including a plurality of switch bridge arms is provided. Each of the plurality of switch bridge arms includes a first switch and a second switch electrically connected in series. A loop formed by the first switch, the second switch and the power source is defined as a power loop. A loop formed by the first control source and the first switch is defined as a first control loop. A first mutual inductance is formed between the power loop and the first control loop. Among all the first switches, the first switch with the longer power loop has the smaller first mutual inductance.
Opening claim text (preview).
What is claimed is: 1. A switch circuit, electrically connected to a power source and a first control source, each of the power source and the first control source having a first end and a second end, and the switch circuit comprising: a plurality of switch bridge arms electrically connected in parallel, each comprising a first switch and a second switch electrically connected in series, wherein midpoints of the plurality of switch bridge arms are connected together, and each of the first switch and the second switch has a first terminal, a second terminal, and a third terminal, wherein in each of the plurality of switch bridge arms, the first terminal of the first switch is electrically connected to the first end of the power source, the second terminal and the third terminal of the first switch are electrically connected to the second end and the first end of the first control source respectively, the first terminal and the second terminal of the second switch are electrically connected to the second terminal of the first switch and the second end of the power source respectively, a loop formed by the first switch, the second switch and the power source is defined as a power loop, a loop formed by the first control source and the second terminal and the third terminal of the first switch is defined as a first control loop, and a first mutual inductance is formed between the power loop and the first control loop, wherein among all the first switches, the first switch with the longer power loop has the smaller first mutual inductance. 2. The switch circuit according to claim 1 , further electrically connected to a second control source having a first end and a second end, wherein in each of the plurality of switch bridge arms, the second terminal and the third terminal of the second switch are electrically connected to the second end and the first end of the second control source respectively, a loop formed by the second control source and the second terminal and the third terminal of the second switch is defined as a second control loop, and a second mutual inductance is formed between the power loop and the second control loop, wherein among all the second switches, the second switch with the longer power loop has the smaller second mutual inductance. 3. The switch circuit according to claim 2 , wherein a value of the second mutual inductance is determined by a relative position between the power loop and the second control loop as well as loop area of the power loop and the second control loop. 4. The switch circuit according to claim 1 , wherein a value of the first mutual inductance is determined by a relative position between the power loop and the first control loop as well as loop area of the power loop and the first control loop. 5. A switch circuit, electrically connected to a power source and a first control source, each of the power source and the first control source having a first end and a second end, and the switch circuit comprising: a plurality of switch bridge arms electrically connected in parallel, each comprising a first switch, a first interconnection conductor, a second switch, and a second interconnection conductor electrically connected in series sequentially, wherein midpoints of the plurality of switch bridge arms are connected together, and each of the first switch and the second switch has a first terminal, a second terminal, and a third terminal, wherein in each of the plurality of switch bridge arms, the first terminal and the second terminal of the first switch are electrically connected to the first end of the power source and a first terminal of the first interconnection conductor respectively, the first terminal and the second terminal of the second switch are electrically connected to a second terminal of the first interconnection conductor and a first terminal of the second interconnection conductor respectively, a second terminal of the second interconnection conductor is electrically connected to the second end of the power source, the third terminal of the first switch and the second terminal of the first interconnection conductor are electrically connected to the first end and the second end of the first control source respectively, a loop formed by the first switch, the first interconnection conductor, the second switch, the second interconnection conductor and the power source is defined as a power loop, wherein among all the first switches, the first switch with the longer power loop is electrically connected to the first interconnection conductor with smaller inductance. 6. The switch circuit according to claim 5 , further electrically connected to a second control source having a first end and a second end, wherein in each of the plurality of switch bridge arms, the third terminal of the second switch and the second terminal of the second interconnection conductor are electrically connected to the first end and the second end of the second control source respectively, wherein among all the second switches, the second switch with the longer power loop is electrically connected to the second interconnection conductor with smaller inductance. 7. The switch circuit according to claim 6 , wherein a loop formed by the second control source, the second interconnection conductor, and the second terminal and the third terminal of the second switch is defined as a control loop, and a second mutual inductance is formed between the power loop and the control loop, wherein among all the second switches, the second switch with the longer power loop has the smaller second mutual inductance. 8. The switch circuit according to claim 5 , wherein a loop formed by the first control source, the first interconnection conductor, and the second terminal and the third terminal of the first switch is defined as a control loop, and a first mutual inductance is formed between the power loop and the control loop, wherein among all the first switches, the first switch with the longer power loop has the smaller first mutual inductance.
Inductive arrangements (H10W44/20 takes precedence) · CPC title
Package configurations · CPC title
the devices being field-effect transistors · CPC title
for the simultaneous control of series or parallel connected semiconductor devices · CPC title
in field-effect transistor switches · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.