DC inverter/converter current balancing for paralleled phase leg switches

US11075589B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11075589-B2
Application numberUS-201916416548-A
CountryUS
Kind codeB2
Filing dateMay 20, 2019
Priority dateMay 20, 2019
Publication dateJul 27, 2021
Grant dateJul 27, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Current imbalances between parallel switching devices in a power converter half leg are reduced. A gate driver generates a nominal PWM gate drive signal for a respective half leg. A first feedback loop couples the nominal PWM gate drive signal to a gate terminal of a respective first switching device. The first feedback loop has a first mutual inductance with a current path of a first parallel switching device and has a second mutual inductance with a current path of a second parallel switching device. The first and second mutual inductances are arranged to generate opposing voltages in the first feedback loop, so that when all the parallel switching devices carry equal current then the voltages cancel.

First claim

Opening claim text (preview).

What is claimed is: 1. A pulse width modulated (PWM) power converter comprising: a DC link with positive and negative buses configured to receive a DC supply voltage; a phase leg comprising an upper half leg and a lower half leg coupled in series between the buses, wherein a junction between the half legs is configured to be coupled to a load, wherein each half leg is comprised of first and second switching devices connected in parallel; a gate driver generating a nominal PWM gate drive signal for a respective half leg; a first feedback loop coupling the nominal PWM gate drive signal to a gate terminal of a respective first switching device, wherein the first feedback loop has a first mutual inductance with a current path of the respective first switching device and has a second mutual inductance with a current path of the respective second switching device, wherein the first and second mutual inductances are arranged to generate opposing voltages in the first feedback loop, whereby inequalities in current magnitudes of the respective first and second switching devices are reduced; and a second feedback loop coupling the nominal PWM gate drive signal to a gate terminal of the respective second switching device, wherein the second feedback loop has a third mutual inductance with a current path of the respective second switching device and has a fourth mutual inductance with a current path of the respective first switching device, wherein the third and fourth mutual inductances are arranged to generate opposing voltages in the second feedback loop, whereby inequalities in current magnitudes of the respective first and second switching devices are reduced. 2. The power converter of claim 1 wherein the first mutual inductance is comprised of a first winding in the first feedback loop magnetically coupled to the respective current path of the first switching device, and wherein the second mutual inductance is comprised of a second winding in the first feedback loop magnetically coupled to the respective current path of the second switching device. 3. The power converter of claim 1 : wherein the first mutual inductance is comprised of a first winding in the first feedback loop magnetically coupled to the respective current path of the first switching device, and wherein the second mutual inductance is comprised of a second winding in the first feedback loop magnetically coupled to the respective current path of the second switching device; and wherein the third mutual inductance is comprised of a third winding in the second feedback loop magnetically coupled to the respective current path of the second switching device, and wherein the fourth mutual inductance is comprised of a fourth winding in the second feedback loop magnetically coupled to the respective current path of the first switching device. 4. The power converter of claim 1 wherein the respective half leg is further comprised of a third switching device connected in parallel with the respective first and second switching devices, wherein the first feedback loop further comprises a third mutual inductance with a current path of the third switching device, wherein a sum of the second and third mutual inductances is substantially equal to the first inductance, and wherein the second and third mutual inductances are each arranged to generate voltages in the first feedback loop that oppose a voltage generated by the first mutual inductance. 5. The power converter of claim 1 wherein the respective half leg is comprised of at least one additional switching device connected in parallel with the respective first and second switching devices, wherein the first feedback loop further comprises an additional mutual inductance with a current path of each respective additional switching device, wherein a sum of the additional mutual inductances and the second mutual inductance is substantially equal to the first inductance, and wherein the additional mutual inductances and the second mutual inductance are each arranged to generate voltages in the first feedback loop that oppose a voltage generated by the first mutual inductance. 6. The power converter of claim 1 wherein the first feedback loop further includes a loss-reduction mutual inductance with the current path of the first switching device. 7. The power converter of claim 6 wherein the first mutual inductance and the loss-reduction mutual inductance are generated by a multi-turn winding magnetically coupled to the current path of the first switching device. 8. The power converter of claim 1 further comprising second and third phase legs with respective half legs each including a plurality of parallel switching devices, wherein each switching device receives a respective gate drive signal via a respective feedback loop configured to balance currents within each respective half leg using mutual inductance of the respective feedback loop with current paths of each of the switching devices connected in parallel in the respective half leg. 9. A pulse width modulated (PWM) inverter for a traction motor in an electrified vehicle, comprising: a DC link with positive and negative buses configured to receive a DC supply voltage; a phase leg comprising an upper half leg and a lower half leg coupled in series between the buses, wherein a junction between the half legs is configured to be coupled to the traction motor, wherein each half leg is comprised of first and second switching devices connected in parallel; a gate driver generating a nominal PWM gate drive signal for a respective half leg; a first feedback loop coupling the nominal PWM gate drive signal to a gate terminal of a respective first switching device, wherein the first feedback loop has a first mutual inductance with a current path of the respective first switching device and has a second mutual inductance with a current path of the respective second switching device, wherein the first and second mutual inductances are arranged to generate opposing voltages in the first feedback loop, whereby inequalities in current magnitudes of the respective first and second switching devices are reduced; and a second feedback loop coupling the nominal PWM gate drive signal to a gate terminal of the respective second switching device, wherein the second feedback loop has a third mutual inductance with a current path of the respective second switching device and has a fourth mutual inductance with a current path of the respective first switching device, wherein the third and fourth mutual inductances are arranged to generate opposing voltages in the second feedback loop, whereby inequalities in current magnitudes of the respective first and second switching devices are reduced. 10. The inverter of claim 9 wherein the first mutual inductance is comprised of a first winding in the first feedback loop magnetically coupled to the respective current path of the first switching device, and wherein the second mutual inductance is comprised of a second winding in the first feedback loop magnetically coupled to the respective current path of the second switching device. 11. The inverter of claim 9 : wherein the first mutual inductance is comprised of a first winding in the first feedback loop magnetically coupled to the respective current path of the first switching device, and wherein the second mutual inductance is comprised of a second winding in the first feedback loop magnetically coupled to the respective current path of the second switching device; and wherein the third mutual inductance is comprised of a third winding in the second feedback loop magnetically coupled to the respective current path of the second switching device, and wherein the fourth mutual inductan

Assignees

Inventors

Classifications

  • Energy storage systems for electromobility, e.g. batteries · CPC title

  • H02M1/088Primary

    for the simultaneous control of series or parallel connected semiconductor devices · CPC title

  • the static converters being arranged for operation in parallel · CPC title

  • with automatic control of output voltage or current · CPC title

  • Voltage source inverters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11075589B2 cover?
Current imbalances between parallel switching devices in a power converter half leg are reduced. A gate driver generates a nominal PWM gate drive signal for a respective half leg. A first feedback loop couples the nominal PWM gate drive signal to a gate terminal of a respective first switching device. The first feedback loop has a first mutual inductance with a current path of a first parallel …
Who is the assignee on this patent?
Ford Global Tech Llc
What technology area does this patent fall under?
Primary CPC classification H02M1/088. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 27 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).