Printed circuit board

US11758657B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11758657-B2
Application numberUS-202117475747-A
CountryUS
Kind codeB2
Filing dateSep 15, 2021
Priority dateMar 31, 2021
Publication dateSep 12, 2023
Grant dateSep 12, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A printed circuit board includes a first insulating layer; a first wiring layer disposed on one surface of the first insulating layer and including a pad; a second insulating layer disposed on the one surface of the first insulating layer and covering the first wiring layer; a second wiring layer disposed on one surface of the second insulating layer and including a metal pattern; a third insulating layer disposed on the one surface of the second insulating layer and covering the second wiring layer; and a cavity extending through each of the second and third insulating layers, and having a bottom surface and a sidewall respectively exposing the pad of the first wiring layer and the metal pattern of the second wiring layer. The cavity includes a non-through groove in the one surface of the first insulating layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A printed circuit board comprising: a first insulating layer; a first wiring layer disposed on one surface of the first insulating layer and including a pad; a second insulating layer disposed on the one surface of the first insulating layer and covering the first wiring layer; a second wiring layer disposed on one surface of the second insulating layer and including a metal pattern; a third insulating layer disposed on the one surface of the second insulating layer and covering the second wiring layer; and a cavity extending through each of the second and third insulating layers, and having a bottom surface and a sidewall respectively exposing the pad of the first wiring layer and the metal pattern of the second wiring layer, wherein the cavity includes a non-through groove in the first insulating layer such that the non-through groove has a side surface defining an obtuse angle with the bottom surface. 2. The printed circuit board of claim 1 , wherein the metal pattern is a mask pattern and comprises copper (Cu). 3. The printed circuit board of claim 1 , wherein the metal pattern of the second wiring layer is provided as a first metal pattern and a second metal pattern, and wherein the first metal pattern is exposed through one sidewall of the cavity and the second metal pattern is exposed through another sidewall of the cavity facing the one sidewall in one direction. 4. The printed circuit board of claim 3 , wherein lengths of the first and second metal patterns respectively exposed through the one sidewall and the another sidewall of the cavity in the one direction are different. 5. The printed circuit board of claim 1 , wherein the metal pattern of the second wiring layer extends to surround the cavity. 6. The printed circuit board of claim 1 , wherein the metal pattern of the second wiring layer is provided as a plurality of metal patterns, and wherein the cavity exposes the plurality of metal patterns. 7. The printed circuit board of claim 1 , further comprising an electronic component disposed in the cavity and connected to the exposed pad of the first wiring layer. 8. The printed circuit board of claim 1 , further comprising: a third wiring layer disposed on one surface of the third insulating layer; a fourth insulating layer disposed on the one surface of the third insulating layer and covering the third wiring layer; a fourth wiring layer disposed on one surface of the fourth insulating layer; and a via connecting adjacent two wiring layers of the first to fourth wiring layers, wherein the via has a tapered shape in a direction towards the first wiring layer, and the cavity further extends through the fourth insulating layer. 9. The printed circuit board of claim 8 , further comprising a solder resist layer disposed on the one surface of the fourth insulating layer, wherein the cavity extends through the solder resist. 10. A printed circuit board comprising: a first insulating layer having one surface and another surface opposing the one surface, and including a first opening; a first wiring layer disposed on the one surface of the first insulating layer and including a metal pattern; a second insulating layer disposed on the one surface of the first insulating layer, covering the first wiring layer, and including a second opening having a diameter larger than a diameter of the first opening, and exposing the metal pattern such that a side surface of the second opening defines an acute outer angle with an upper surface of the metal pattern; a second wiring layer disposed on the another surface of the first insulating layer and including a pad; and a third insulating layer disposed on the another surface of the first insulating layer and covering the second wiring layer, wherein the first opening extends into the third insulating layer to expose the pad of the second wiring layer, and the pad of the second wiring layer is spaced apart from a sidewall of the first opening. 11. The printed circuit board of claim 10 , wherein the metal pattern of the first wiring layer is a mask pattern and comprises copper (Cu). 12. The printed circuit board of claim 10 , wherein each of the first and second openings has one sidewall and another sidewall facing the one sidewall in one direction, wherein the one sidewall and the another sidewall of the first opening are spaced apart from the one sidewall and the another sidewall of the second opening, respectively. 13. The printed circuit board of claim 12 , wherein the metal pattern is provided as a first metal pattern and a second metal pattern, wherein the first metal pattern is exposed through the one sidewall of the second opening and the second metal pattern is exposed through the another sidewall of the second opening, wherein lengths of the first and second metal patterns respectively exposed through the one sidewall and the another sidewall of the second opening in the one direction are different. 14. The printed circuit board of claim 10 , further comprising: a third wiring layer disposed on one surface of the third insulating layer; a first via connecting the first and second wiring layers; and a second via connecting the second and third wiring layers, wherein the first and second vias have a tapered shape in a direction toward the second wiring layer. 15. The printed circuit board of claim 10 , further comprising an electronic component connected to the exposed pad of the second wiring layer. 16. A printed circuit board comprising: a plurality of insulating layers; a second wiring layer including a metal pattern having a portion disposed between two of the plurality of insulating layers; a cavity extending through at least the two of the plurality of insulating layers; and a first wiring layer disposed in a first insulating layer of the plurality of insulating layers, and including a pad disposed in the cavity, wherein one surface of the metal pattern defines a portion of a sidewall of the cavity, the cavity extends into a portion of the first insulating layer, and the metal pattern extends to surround the cavity. 17. The printed circuit board of claim 16 , wherein the metal pattern of the second wiring layer is provided as a first metal pattern and a second metal pattern disposed on opposing sidewalls of the cavity. 18. The printed circuit board of claim 17 , wherein a length of a portion of the first metal pattern extending in the cavity is greater than a portion of the second metal pattern extending in the cavity. 19. The printed circuit board of claim 17 , wherein the first metal pattern includes a portion extending in the cavity, and the second metal pattern includes a side surface flushed with a side surface of one of the two insulating layers. 20. The printed circuit board of claim 16 , wherein the metal pattern is spaced apart from a signal pattern of the printed circuit board. 21. The printed circuit board of claim 16 , wherein the metal pattern is spaced apart from a signal pattern and a ground pattern of the printed circuit board.

Assignees

Inventors

Classifications

  • H05K1/05Primary

    Insulated {conductive substrates, e.g. insulated} metal substrate · CPC title

  • H05K3/4697Primary

    having cavities, e.g. for mounting components (H05K3/4691 takes precedence) · CPC title

  • H05K1/185Primary

    associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards · CPC title

  • H05K1/115Primary

    Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title

  • Use of materials for the {conductive, e.g. } metallic pattern · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11758657B2 cover?
A printed circuit board includes a first insulating layer; a first wiring layer disposed on one surface of the first insulating layer and including a pad; a second insulating layer disposed on the one surface of the first insulating layer and covering the first wiring layer; a second wiring layer disposed on one surface of the second insulating layer and including a metal pattern; a third insul…
Who is the assignee on this patent?
Samsung Electro Mech
What technology area does this patent fall under?
Primary CPC classification H05K1/05. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 12 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).