Block family tracking for memory devices

US11720289B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11720289-B2
Application numberUS-202217722856-A
CountryUS
Kind codeB2
Filing dateApr 18, 2022
Priority dateApr 21, 2020
Publication dateAug 8, 2023
Grant dateAug 8, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An example memory sub-system includes a memory device and a processing device, operatively coupled to the memory device. The processing device is configured to receive a read command specifying an identifier of a logical block and a page number; translate the identifier of the logical block into a physical address of a physical block stored on the memory device, wherein the physical address comprises an identifier of a memory device die; identify, based on block family metadata associated with the memory device, a block family associated with the physical block and the page number; determine a threshold voltage offset associated with the block family and the memory device die; compute a modified threshold voltage by applying the threshold voltage offset to a base read level voltage associated with the memory device die; and read, using the modified threshold voltage, data from a physical page identified by the page number within the physical block.

First claim

Opening claim text (preview).

What is claimed is: 1. A system comprising: a memory device; and a processing device, operatively coupled to the memory device, the processing device to perform operations, comprising: initializing a block family associated with the memory device; responsive to determining that no new partitions are available within a current partition group associated with the memory device, creating a new partition group associated with the memory device; setting a first partition of the new partition group as a current partition; setting a block family index of the current partition to reference the block family; and setting an ending page offset of the current partition to reference a page associated with the block family. 2. The system of claim 1 , wherein the block family comprises a plurality of blocks that have been programmed within a specified time window. 3. The system of claim 1 , wherein the block family comprises a plurality of blocks that have been programmed within a specified temperature window. 4. The system of claim 1 , wherein the operations further comprise: identifying a threshold voltage offset associated with the block family; computing a modified threshold voltage by applying the threshold voltage offset to a base read level voltage associated with the memory device; and reading, using the modified threshold voltage, the page. 5. The system of claim 1 , wherein creating the new partition group further comprises: updating a next group pointer of the current partition group to reference the new partition group. 6. The system of claim 1 , wherein creating the new partition group further comprises: updating a next group pointer of the new partition group to a null value. 7. The system of claim 1 , wherein initializing the block family is performed responsive to a write operation with respect to the page. 8. A computer-readable non-transitory storage medium comprising executable instructions that, when executed by a processing device, cause the processing device to perform operations, comprising: initializing a block family associated with a memory device; responsive to determining, that no new partitions are available within a current partition group associated with the memory device, creating a new partition group associated with the memory device; setting a first partition of the new partition group as a current partition; setting a block family index of the current partition to reference the block family; and setting an ending page offset of the current partition to reference a page associated with the block family. 9. The computer-readable non-transitory storage medium of claim 8 , wherein the block family comprises a plurality of blocks that have been programmed within a specified time window. 10. The computer-readable non-transitory storage medium of claim 8 , wherein the block family comprises a plurality of blocks that have been programmed within a specified temperature window. 11. The computer-readable non-transitory storage medium of claim 8 , wherein the operations further comprise: identifying a threshold voltage offset associated with the block family; computing a modified threshold voltage by applying the threshold voltage offset to a base read level voltage associated with the memory device; and reading, using the modified threshold voltage, the page. 12. The computer-readable non-transitory storage medium of claim 8 , wherein creating the new partition group further comprises: updating a next group pointer of the current partition group to reference the new partition group. 13. The computer-readable non-transitory storage medium of claim 8 , wherein creating the new partition group further comprises: updating a next group pointer of the new partition group to a null value. 14. The computer-readable non-transitory storage medium of claim 8 , wherein initializing the block family is performed responsive to a write operation with respect to the page. 15. A method, comprising: initializing, by a processing device, a block family associated with a memory device; responsive to determining, that no new partitions are available within a current partition group associated with the memory device, creating a new partition group associated with the memory device; setting a first partition of the new partition group as a current partition; setting a block family index of the current partition to reference the block family; and setting an ending page offset of the current partition to reference a page associated with the block family. 16. The method of claim 15 , wherein the block family comprises a plurality of blocks that have been programmed within a specified time window. 17. The method of claim 15 , wherein the block family comprises a plurality of blocks that have been programmed within a specified temperature window. 18. The method of claim 15 , further comprising: identifying a threshold voltage offset associated with the block family; computing a modified threshold voltage by applying the threshold voltage offset to a base read level voltage associated with the memory device; and reading, using the modified threshold voltage, the page. 19. The method of claim 15 , wherein creating the new partition group further comprises: updating a next group pointer of the current partition group to reference the new partition group. 20. The method of claim 15 , wherein creating the new partition group further comprises: updating a next group pointer of the new partition group to a null value.

Assignees

Inventors

Classifications

  • G06F3/0659Primary

    Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title

  • Improving or facilitating administration, e.g. storage management · CPC title

  • Management of blocks · CPC title

  • Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title

  • G11C16/26Primary

    Sensing or reading circuits; Data output circuits · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11720289B2 cover?
An example memory sub-system includes a memory device and a processing device, operatively coupled to the memory device. The processing device is configured to receive a read command specifying an identifier of a logical block and a page number; translate the identifier of the logical block into a physical address of a physical block stored on the memory device, wherein the physical address com…
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification G06F3/0659. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 08 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).