Display substrate having bonding area for bonding with circuit structure, display apparatus, and circuit structure having bonding area for bonding with display substrate

US11538833B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11538833-B2
Application numberUS-201816484763-A
CountryUS
Kind codeB2
Filing dateDec 6, 2018
Priority dateSep 13, 2018
Publication dateDec 27, 2022
Grant dateDec 27, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display substrate having a bonding area for bonding with a circuit structure. The display substrate includes a plurality of first electrodes and a plurality of second electrodes in the bonding area, a respective one of the plurality of first electrodes being bound to a respective one of the plurality of second electrodes thereby forming a respective pair of a plurality of bound electrode pairs in the bonding area; a barrier layer including a plurality of barriers respectively between adjacent pairs of the plurality of bound electrode pairs; and an anisotropic conductive film for bonding the respective one of the plurality of first electrodes and the respective one of the plurality of second electrodes together.

First claim

Opening claim text (preview).

What is claimed is: 1. A display substrate having a bonding area for bonding with a circuit structure, comprising: a plurality of first electrodes and a plurality of second electrodes in the bonding area, a respective one of the plurality of first electrodes being bound to a respective one of the plurality of second electrodes thereby forming a respective pair of a plurality of bound electrode pairs in the bonding area; a barrier layer comprising a plurality of barriers respectively between adjacent pairs of the plurality of bound electrode pairs; an anisotropic conductive film for bonding the respective one of the plurality of first electrodes and the respective one of the plurality of second electrodes together; and a first base substrate and a second base substrate facing the first base substrate; wherein the plurality of first electrodes are on the first base substrate; the plurality of second electrodes are on the second base substrate; wherein the plurality of barriers comprise: a plurality of first barriers respectively in direct contact with the first base substrate, and spaced apart from the second base substrate; and a plurality of second barriers respectively in direct contact with the second base substrate and spaced apart from the first base substrate, wherein the plurality of first barriers and the plurality of second barriers are alternately in a plurality of gaps respectively in a staggered fashion; any of the plurality of first barriers and any of the plurality of second barriers are in different gaps of the plurality of gaps respectively between adjacent pairs of the plurality of bound electrode pairs; the plurality of first barriers are absent in a gap having a respective one of the plurality of second barriers; the plurality of second barriers are absent in a gap having a respective one of the plurality of first barriers, two adjacent first gaps having two adjacent first barriers of the plurality of first barriers are spaced apart by an individual second gap having an individual second barrier of the plurality of second barriers, the individual second gap is absent of any first barrier; and two adjacent second gaps having two adjacent second barriers of the plurality of second barriers are spaced apart by an individual first gap having an individual first barrier of the plurality of first barriers, the individual first gap is absent of any second barrier. 2. The display substrate of claim 1 , wherein the anisotropic conductive film comprises a first part between the respective one of the plurality of first electrodes and the respective one of the plurality of second electrodes in the respective pair of a plurality of bound electrode pairs. 3. The display substrate of claim 2 , wherein the anisotropic conductive film further comprises a second part filling a respectively one of the plurality of gaps respectively between adjacent pairs of the plurality of bound electrode pairs other than a space occupied by the barrier layer. 4. The display substrate of claim 2 , wherein the anisotropic conductive film comprises a second part continuously extending through the respectively one of a plurality of gaps respectively between adjacent pairs of the plurality of bound electrode pairs. 5. The display substrate of claim 4 , further comprising a first base substrate and a second base substrate facing each other; wherein the plurality of first electrodes are on the first base substrate; the plurality of second electrodes are on the second base substrate; and an orthographic projection of the second part of the anisotropic conductive film in the respectively one of the plurality of gaps on the first base substrate covers an orthographic projection of a respective one of the plurality of barriers in the respectively one of the plurality of gaps on the first base substrate. 6. The display substrate of claim 4 , further comprising a first base substrate and a second base substrate facing each other; wherein the plurality of first electrodes are on the first base substrate; the plurality of second electrodes are on the second base substrate; and a distance between the first base substrate and the second base substrate along a direction perpendicular to the first base substrate is greater than a thickness of the barrier layer in the respectively one of the plurality of gaps along the direction perpendicular to the first base substrate. 7. The display substrate of claim 3 , wherein the respective one of the plurality of barriers in the respectively one of the plurality of gaps is spaced apart from the adjacent pairs of the plurality of bound electrode pairs by the anisotropic conductive film. 8. The display substrate of claim 7 , wherein a width of the respective one of the plurality of barriers in the respectively one of the plurality of gaps along a direction across the adjacent pairs of the plurality of bound electrode pairs is in a range of approximately ⅓ to approximately ½ of a width of the respectively one of the plurality of gaps along the direction across the adjacent pairs of the plurality of bound electrode pairs. 9. The display substrate of claim 4 , further comprising a first base substrate and a second base substrate facing each other; wherein the plurality of first electrodes are on the first base substrate; the plurality of second electrodes are on the second base substrate; and the plurality of barriers are respectively in direct contact with the first base substrate. 10. The display substrate of claim 9 , wherein a respective one of the plurality of barriers is in direct contact with adjacent first electrodes of the plurality of first electrodes; and a thickness of the respective one of the plurality of barriers in the respectively one of the plurality of gaps along a direction perpendicular to the first base substrate is equal to or less than a distance between a side of the first part of the anisotropic conductive film away from the first base substrate and the first base substrate along the direction perpendicular to the first base substrate. 11. The display substrate of claim 1 , wherein a respective one of the plurality of barriers is a single block; a longitudinal dimension of the single block is substantially parallel to a longitudinal dimension of a respective one of the plurality of first electrodes; and the longitudinal dimension of the single block is substantially the same as the longitudinal dimension of the respective one of the plurality of first electrodes. 12. The display substrate of claim 1 , wherein a respective one of the plurality of barriers comprises a plurality of sub-blocks spaced apart from each other; and the plurality of sub-blocks are arranged along a direction substantially parallel to a longitudinal dimension of a respective one of the plurality of first electrodes. 13. The display substrate of claim 4 , wherein the plurality of first electrodes are on the first base substrate; the plurality of second electrodes are on the second base substrate; and the first base substrate and the second base substrate are two different ones selected from a group consisting of a back plate of an array substrate or a touch substrate, a base substrate of a driver integrated circuit, and a base substrate of a chip-on-film. 14. A display apparatus, comprising the display substrate of claim 1 . 15. The display substrate of claim 1 , wherein the barrier layer is made of an insulating material; two sides of a respective one of the plurality of first barriers are respectively in direct contact with adjacent first electrodes of the plurality of first electr

Assignees

Inventors

Classifications

  • Manufacturing, i.e. details related to manufacturing processes specially suited for touch sensitive devices · CPC title

  • Connections between sensors and controllers, e.g. routing lines between electrodes and connection pads · CPC title

  • using a single layer of sensing electrodes · CPC title

  • Input devices, e.g. touch panels · CPC title

  • characterised by their geometrical arrangement · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11538833B2 cover?
A display substrate having a bonding area for bonding with a circuit structure. The display substrate includes a plurality of first electrodes and a plurality of second electrodes in the bonding area, a respective one of the plurality of first electrodes being bound to a respective one of the plurality of second electrodes thereby forming a respective pair of a plurality of bound electrode pair…
Who is the assignee on this patent?
Chengdu Boe Optoelect Tech Co, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/134309. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 27 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).