Rram memory cell with multiple filaments
US-2019109178-A1 · Apr 11, 2019 · US
US11469373B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11469373-B2 |
| Application number | US-202017017313-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 10, 2020 |
| Priority date | Sep 10, 2020 |
| Publication date | Oct 11, 2022 |
| Grant date | Oct 11, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system may include a first conductive plate configured at least to receive an input signal. The system may include a second conductive plate configured at least to output an output signal. The system may further include a memristor material positioned between the first conductive plate and the second conductive plate.
Opening claim text (preview).
What is claimed is: 1. A system, comprising: a first conductive plate configured at least to receive an input signal; a second conductive plate configured at least to output an output signal; a memristor material positioned between the first conductive plate and the second conductive plate; and a permanent modification material and a transfer rate modification material, the permanent modification material positioned between the first conductive plate and the second conductive plate, the transfer rate modification material positioned between the first conductive plate and the second conductive plate, the permanent modification material and the transfer rate modification material being in parallel electrically, wherein at least a portion of the permanent modification material abuts the memristor material, wherein at least a portion of the transfer rate modification material abuts the memristor material, wherein a combination of the permanent modification material and the transfer modification material provides a modification to the output signal after a signal is driven from the second conductive plate to the first conductive plate. 2. The system of claim 1 , wherein the memristor material comprises at least one of: at least one metal sulfide, at least one metal selenide, at least one metal telluride, at least one metal nitride, at least one metal phosphite, or at least one metal arsenide. 3. The system of claim 1 , wherein the memristor material abuts a first surface area of the first conductive plate, wherein the memristor material abuts a second surface area of the second conductive plate, wherein the first surface area and the second surface area are different. 4. The system of claim 3 , wherein opposing faces of the first and second conductive plates have different surface areas. 5. The system of claim 3 , further comprising a blocking material positioned between the first conductive plate and the second conductive plate, the blocking material abutting the memristor material and one of the first conductive plate or the second conductive plate. 6. The system of claim 1 , further comprising a transfer rate modification material, the transfer rate modification material positioned between the first conductive plate and the second conductive plate, wherein at least a portion of the transfer rate modification material abuts the memristor material, wherein the transfer rate modification material provides a shift in a stabilization time to the output signal after a signal is driven from the second conductive plate to the first conductive plate. 7. The system of claim 6 , further comprising a memristor, the memristor comprising the first conductive plate, the second conductive plate, the memristor material, permanent modification material, and the transfer rate modification material, wherein the memristor is a notch filter. 8. The system of claim 1 , further comprising a memristor, the memristor comprising the first conductive plate, the second conductive plate, and the memristor material, and the permanent modification material, wherein the memristor has a current-voltage (I-V) curve, wherein the output signal has a signature based at least on the I-V curve. 9. The system of claim 8 , further comprising a circuit, wherein the signature of the output signal is indicative of at least one of an identity or an authenticity of an electronic component, wherein the circuit is configured to use the signature of the output signal for at least one of: anti-piracy, cyber security authentication, or unique data storage. 10. The system of claim 8 , further comprising an integrated circuit (IC), the IC comprising the memristor, wherein the IC is a memory device or a radiofrequency (RF) tuning device. 11. The system of claim 1 , further comprising a device, the device comprising the first conductive plate, the second conductive plate, the memristor material, the permanent modification material, a third conductive plate, a dielectric material, a first terminal electrically coupled to the first conductive plate, a second terminal electrically coupled to the second conductive plate, and a third terminal electrically coupled to the third conductive plate, wherein the dielectric material is positioned between the second conductive plate and the third conductive plate, wherein the device has memristor functionality and capacitor functionality, wherein the device is a bandpass filter. 12. A method, comprising: providing a first conductive plate configured at least to receive an input signal; providing a second conductive plate configured at least to output an output signal; providing a memristor material positioned between the first conductive plate and the second conductive plate; and providing a permanent modification material and a transfer rate modification material, the permanent modification material positioned between the first conductive plate and the second conductive plate, the transfer rate modification material positioned between the first conductive plate and the second conductive plate, the permanent modification material and the transfer rate modification material being in parallel electrically, wherein at least a portion of the permanent modification material abuts the memristor material, wherein at least a portion of the transfer rate modification material abuts the memristor material, wherein a combination of the permanent modification material and the transfer modification material provides a modification to the output signal after a signal is driven from the second conductive plate to the first conductive plate. 13. A system, comprising: a first conductive plate configured at least to receive an input signal; a second conductive plate configured at least to output an output signal; a memristor material positioned between the first conductive plate and the second conductive plate; and a permanent modification material, the permanent modification material positioned between the first conductive plate and the second conductive plate, wherein at least a portion of the permanent modification material abuts the memristor material, wherein the permanent modification material provides a permanent signal modification to the output signal after a signal is driven from the second conductive plate to the first conductive plate, wherein the memristor material abuts a first surface area of the first conductive plate, wherein the memristor material abuts a second surface area of the second conductive plate, wherein the first surface area and the second surface area are different, wherein the permanent signal modification is a permanent asymmetric signal modification. 14. The system of claim 13 , wherein the memristor material comprises at least one of: at least one metal sulfide, at least one metal selenide, at least one metal telluride, at least one metal nitride, at least one metal phosphite, or at least one metal arsenide. 15. The system of claim 13 , wherein the memristor material abuts a first surface area of the first conductive plate, wherein the memristor material abuts a second surface area of the second conductive plate, wherein the first surface area and the second surface area are different. 16. The system of claim 15 , wherein opposing faces of the first and second conductive plates have different surface areas. 17. The system of claim 15 , further comprising a blocking material positioned between the first conductive plate and the second conductive plate, the blocking material abutting the memristor material and one of the first conductive plate or the second conductive plate.
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
based on migration or redistribution of ionic species, e.g. anions, vacancies · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.