Package comprising switches and filters
US-10312193-B2 · Jun 4, 2019 · US
US11462476B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11462476-B2 |
| Application number | US-201916961078-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 30, 2019 |
| Priority date | Jan 31, 2018 |
| Publication date | Oct 4, 2022 |
| Grant date | Oct 4, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic device is disclosed. In an embodiment an electronic device includes at least one first carrier and at least one semiconductor chip, wherein the first carrier has a cavity in which the semiconductor chip is arranged.
Opening claim text (preview).
The invention claimed is: 1. An electronic device comprising: at least one first carrier formed in multilayer technology; at least one semiconductor chip; and a second carrier comprising a printed circuit board or is formed in multilayer technology, wherein the first carrier has a cavity in which the semiconductor chip is partially buried so that a part of the semiconductor chip protrudes from the cavity, wherein the semiconductor chip is electrically and thermally connected to the first carrier, wherein the second carrier is arranged on the first carrier, and wherein the second carrier has a corresponding cavity in which the protruding part of the semiconductor chip is arranged. 2. The device according to claim 1 , further comprising a cooling element, wherein the cooling element is arranged on the first carrier and covers the semiconductor chip in the cavity. 3. The device according to claim 1 , wherein the first carrier or the second carrier has one or more of an electrically conducting or electrically insulating ceramic material selected from AlN, BN, Al 2 O 3 , SiC, SiN, ZnO, or BeO, a metallic layer on at least one surface, at least one electrical or thermal via or at least one internal electrode or conductor track, or at least one functional component. 4. The device according to claim 3 , wherein the metallic layer comprises a material selected from Cu or Ag, W, Mo, Ti, Au, Ni, Zn or composites and alloys thereof. 5. The device according to claim 3 , wherein the at least one functional component comprises one or more of a PTC element, a NTC element, a varistor, an arrester, a multilayer component, an inductor, a capacitor, or an ohmic resistor. 6. The device according to claim 3 , wherein the at least one functional component is a discrete component arranged in a further cavity. 7. The device according to claim 3 , wherein the at least one functional component is formed by a sub-region of the first carrier or the second carrier. 8. The device according to claim 2 , wherein the first carrier or the second carrier has thermal vias providing an integrated thermal connection to the cooling element. 9. The device according to claim 2 , wherein the cooling element is arranged on a surface of the first carrier or the second carrier. 10. The device according to claim 9 , wherein the cooling element is embodied as an air cooler with a heat sink with integrated cooling fins, as a heat spreader or as a water cooler. 11. The device according to claim 2 , wherein a bonding layer is arranged at least between the first carrier and the second carrier or at least between one of the carriers and the cooling element. 12. The device according to claim 11 , wherein the bonding layer comprises one or more of a glass, a metal, a ceramic, or a thermal conductive adhesive. 13. The device according to claim 1 , wherein the first carrier or the second carrier is constructed in multilayer technology. 14. The device according to claim 2 , wherein the second carrier comprises the printed circuit board. 15. The device according to claim 1 , wherein the cavity of the first carrier and the cavity of the second carrier are embodied symmetrically. 16. The device according to claim 15 , wherein the first carrier and the second carrier are embodied symmetrically. 17. The device according to claim 1 , wherein the first carrier and the second carrier are embodied symmetrically.
Ceramics or glasses · CPC title
Arrangements for heating · CPC title
Noble-metal alloys · CPC title
comprising holes having chips therein · CPC title
Vias, e.g. via plugs · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.