Variable gain distributed amplifier systems and methods
US-10367463-B2 · Jul 30, 2019 · US
US11336237B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11336237-B2 |
| Application number | US-201916575207-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 18, 2019 |
| Priority date | Sep 24, 2018 |
| Publication date | May 17, 2022 |
| Grant date | May 17, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Examples disclosed herein relate to a vector modulator architecture, having an input splitter network configured to receive a radio frequency (RF) input signal and generate a plurality of quadrature signals at different phases, a variable gain amplifier (VGA) stage coupled to the input splitter network and configured to apply a first gain to one or more of the plurality of quadrature signals, a power combiner coupled to the VGA stage and configured to combine the plurality of quadrature signals into a combined RF signal, and a power amplifier (PA) stage coupled to the power combiner and configured to apply a second gain to the combined RF signal and generate an output RF signal. Other examples disclosed herein relate to an antenna system for autonomous vehicles and a radar system for use in an autonomous driving vehicle.
Opening claim text (preview).
What is claimed is: 1. A vector modulator architecture for millimeter wave applications, comprising: a 4-way input splitter network configured to receive a radio frequency (RF) input signal and generate a plurality of quadrature signals at different phases; a variable gain amplifier (VGA) stage coupled to the 4-way input splitter network and configured to apply a first gain to one or more of the plurality of quadrature signals; a power combiner coupled to the VGA stage and configured to combine the plurality of quadrature signals into a combined RF signal; and a power amplifier (PA) stage coupled to the power combiner and configured to apply a second gain to the combined RF signal and generate an output RF signal, wherein the VGA stage comprises a plurality of VGA circuits each comprising a radial stub coupled to a blocking capacitor and configured to provide a low frequency stub to a transmission line. 2. The vector modulator architecture of claim 1 , wherein the 4-way input splitter network comprises a rat-race coupler connected to a plurality of Lange couplers. 3. The vector modulator architecture of claim 1 , wherein the plurality of quadrature signals comprises a first signal at a first degree, a second signal at a second degree in quadrature with the first signal, a third signal at a third degree in quadrature with the second signal, and a fourth signal at a fourth degree in quadrature with the third signal. 4. The vector modulator architecture of claim 1 , wherein the plurality of quadrature signals is coupled to respective ones of the plurality of VGA circuits on separate transmission lines to the power combiner. 5. The vector modulator architecture of claim 1 , wherein each of the plurality of VGA circuits comprises a plurality of power amplifiers connected in series. 6. The vector modulator architecture of claim 5 , wherein each of the plurality of VGA circuits comprises a plurality of blocking capacitors coupled to the plurality of power amplifiers and configured to filter out low frequency components from a corresponding quadrature signal. 7. The vector modulator architecture of claim 6 , wherein a first blocking capacitor of the plurality of blocking capacitors is interposed between the radial stub and a first power amplifier of the plurality of power amplifiers, a second blocking capacitor of the plurality of blocking capacitors is interposed between the first power amplifier and a second power amplifier of the plurality of power amplifiers, and a third blocking capacitor of the plurality of blocking capacitors is interposed between the second power amplifier and a third power amplifier of the plurality of power amplifiers. 8. The vector modulator architecture of claim 1 , wherein the PA stage is a first PA stage comprising: a second VGA circuit configured to apply a variable gain to the combined RF signal; a bypass capacitor stage coupled to the second VGA circuit and configured to filter out high frequency components from the combined RF signal; and a second PA stage coupled to the bypass capacitor stage and configured to apply a final gain to the combined RF signal that provides the output RF signal with the second gain. 9. The vector modulator architecture of claim 8 , wherein the second VGA circuit comprises a plurality of power amplifiers connected in series, wherein the bypass capacitor stage comprises a plurality of bypass capacitors coupled in parallel and coupled to inputs to respective ones of the plurality of power amplifiers. 10. The vector modulator architecture of claim 8 , wherein the second PA stage comprises a pseudomorphic high-electron-mobility transistor (pHEMT) device and a blocking capacitor coupled to the pHEMT device, wherein the blocking capacitor is coupled between an output of the second VGA circuit and an input to the pHEMT device. 11. An antenna system for autonomous vehicles, comprising: a radio frequency integrated circuit (RFIC) layer comprising a plurality of phase shifters, each of the plurality of phase shifters comprising a vector modulator architecture comprising: a 4-way input splitter network configured to receive a radio frequency (RF) input signal and generate a plurality of quadrature signals at different phases; a variable gain amplifier (VGA) stage coupled to the 4-way input splitter network and configured to apply a first gain to one or more of the plurality of quadrature signals; a power combiner coupled to the VGA stage and configured to combine the plurality of quadrature signals into a combined RF signal; and a power amplifier (PA) stage coupled to the power combiner and configured to apply a second gain to the combined RF signal and generate an output RF signal, wherein the VGA stage comprises a plurality of VGA circuits each comprising a radial stub coupled to a blocking capacitor and configured to provide a low frequency stub to a transmission line. 12. The antenna system of claim 11 , wherein the 4-way input splitter network comprises a rat-race coupler connected to a plurality of Lange couplers. 13. The antenna system of claim 11 , wherein the plurality of quadrature signals is coupled to respective ones of the plurality of VGA circuits on separate transmission lines to the power combiner. 14. The antenna system of claim 11 , wherein each of the plurality of VGA circuits comprises a plurality of power amplifiers connected in series, wherein each of the plurality of VGA circuits comprises a plurality of blocking capacitors coupled to the plurality of power amplifiers configured to filter out low frequency components from a corresponding quadrature signal. 15. The antenna system of claim 11 , wherein the PA stage is a first PA stage comprising: a second VGA circuit configured to apply a variable gain to the combined RF signal; a bypass capacitor stage coupled to the second VGA circuit and configured to filter out high frequency components from the combined RF signal; and a second PA stage coupled to the bypass capacitor stage and configured to apply a final gain to the combined RF signal that provides the output RF signal with the second gain. 16. The antenna system of claim 15 , wherein the second VGA circuit comprises a plurality of power amplifiers connected in series, wherein the bypass capacitor stage comprises a plurality of bypass capacitors coupled in parallel and coupled to inputs to respective ones of the plurality of power amplifiers. 17. The antenna system of claim 16 , wherein the second PA stage comprises a pseudomorphic high-electron-mobility transitor (pHEMT) device and a blocking capacitor coupled to the pHEMT device, wherein the blocking capacitor is coupled between an output of the second VGA circuit and an input to the pHEMT device. 18. A radar system for use in an autonomous driving vehicle, comprising: an antenna module configured to radiate a transmission signal with an analog beamforming antenna in a plurality of directions based on phase shifts applied by a vector modulator architecture in the antenna module and to generate radar data capturing a surrounding environment, wherein the vector modulator architecture comprises: a 4-way input splitter network configured to receive a radio frequency (RF) input signal and generate a plurality of quadrature signals at different phases; a variable gain amplifier (VGA) stage coupled to the 4-way input splitter network and configured to amplify one or more of the plurality of quadrature signals with a first gain; a power combiner coupled to the VGA stage and configured to combine the plurality of quadrature signa
the device being at least one of the amplifying solid-state elements · CPC title
with power amplifiers · CPC title
A hybrid coupler being used at the output of an amplifier circuit · CPC title
with field-effect devices (H03F3/195 takes precedence) · CPC title
using vector summing of two or more constant amplitude phase-modulated signals · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.