Parallel processing of multiple channels with very narrow bandpass digital filtering

US11265002B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11265002-B2
Application numberUS-202117168962-A
CountryUS
Kind codeB2
Filing dateFeb 5, 2021
Priority dateMar 26, 2019
Publication dateMar 1, 2022
Grant dateMar 1, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method includes converting, by n analog to digital converter circuits, n analog signals into n first digital signals having a first data rate frequency; converting, by n digital decimation filtering circuits, the n first digital signals into n second digital signals having a second data rate frequency; and converting, by n digital bandpass filter (BPF) circuits, the n second digital signals into a plurality of outbound digital signals having a third data rate frequency. The coefficients for the taps of a digital BPF circuit is set to produce a bandpass region approximately centered at the oscillation frequency of the analog signal and having a bandwidth tuned for filtering a pure tone component of the analog signal. The first data rate frequency is a first integer multiple of the third data rate frequency. The second data rate frequency is a second integer multiple of the third data rate frequency.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprises: converting, by n analog to digital converter (ADC) circuits of an analog to digital conversion circuit, n analog signals into n first digital signals having a first data rate frequency, wherein an analog signal of the n analog signals includes an oscillation frequency and a set of pure tone components, and wherein n is an integer greater than 1; converting, by n digital decimation filtering circuits of the analog to digital conversion circuit, the n first digital signals into n second digital signals having a second data rate frequency; and converting, by n digital bandpass filter (BPF) circuits of the analog to digital conversion circuit, the n second digital signals into a plurality of outbound digital signals having a third data rate frequency, wherein a digital BPF circuit of the n digital BPF circuits includes a plurality of taps having a plurality of coefficients, wherein the plurality of coefficients for the plurality of taps is set to produce a bandpass region approximately centered at the oscillation frequency of the analog signal and having a bandwidth tuned for filtering a pure tone component of the set of pure tone components, wherein the first data rate frequency is a first integer multiple of the third data rate frequency, wherein the second data rate frequency is a second integer multiple of the third data rate frequency, and wherein the first data rate frequency is greater than the second data rate frequency. 2. The method of claim 1 , wherein the first data rate frequency is a third integer multiple of the second data rate frequency. 3. The method of claim 1 , wherein an ADC circuit of the n ADC circuits includes a digital decimation filtering circuit of the n digital decimation filtering circuits. 4. The method of claim 1 , wherein a first digital signal of then first digital signals is a 1-bit digital data stream at the first data rate frequency. 5. The method of claim 1 further comprises: converting, by a first digital BPF circuit of the digital BPF circuit, a second digital signal of the n second digital signals into a first outbound digital signal of the plurality of outbound digital signals, wherein the first digital BPF circuit includes a first plurality of taps having a first plurality of coefficients, wherein the first plurality of coefficients for the first plurality of taps is set to produce a first bandpass region approximately centered at the oscillation frequency of the analog signal and having a first bandwidth tuned for filtering a first pure tone component of the set of pure tone components; and converting, by a second digital BPF circuit of the digital BPF circuit, the second digital signal of the n second digital signals into a second outbound digital signal of the plurality of outbound digital signals, wherein the second digital BPF circuit includes a second plurality of taps having a second plurality of coefficients, wherein the second plurality of coefficients for the second plurality of taps is set to produce a second bandpass region approximately centered at the oscillation frequency of the analog signal and having a second bandwidth tuned for filtering a second pure tone component of the set of pure tone components. 6. The method of claim 5 further comprises: selecting, by a processing module of the analog to digital conversion circuit, the first and second pure tone components; and computing, by a coefficient processer of the digital BPF circuit, the first and second plurality of coefficients based on the selected first and second pure tone components. 7. The method of claim 1 further comprises: the first data rate frequency is 2 17 times the third data rate frequency; and the second data rate frequency is 2 12 times the third data rate frequency. 8. The method of claim 1 further comprises: the first data rate frequency includes a first bit rate per interval; the second data rate frequency includes a second bit rate per interval; and the third data rate frequency includes a third bit rate per interval. 9. The method of claim 1 further comprises: determining, by a processing module of the analog to digital conversion circuit a plurality of impedance values from the plurality of outbound digital signals, wherein a first outbound digital signal of the plurality of outbound digital signals is a vector having real and imaginary components. 10. The method of claim 1 , wherein the bandwidth tuned for filtering the pure tone component is less than 0.05 of channel spacing, and wherein the channel spacing is the bandwidth between two pure tone components of the set of pure tone components. 11. A method comprises: converting, by n analog to digital converter (ADC) circuits of a touch screen display, n analog signals into n first digital signals having a first data rate frequency, wherein an analog signal of the n analog signals includes an oscillation frequency and a set of pure tone components, wherein n is an integer greater than 1, and wherein the touch screen display includes n electrodes; converting, by n digital decimation filtering circuits of the touch screen display, the n first digital signals into n second digital signals having a second data rate frequency; converting, by n digital bandpass filter (BPF) circuits of the touch screen display, the n second digital signals into a plurality of outbound digital signals having a third data rate frequency, wherein a digital BPF circuit of the n digital BPF circuits includes a plurality of taps having a plurality of coefficients, wherein the plurality of coefficients for the plurality of taps is set to produce a bandpass region approximately centered at the oscillation frequency of the analog signal and having a bandwidth tuned for filtering a pure tone component of the set of pure tone components, wherein the first data rate frequency is a first integer multiple of the third data rate frequency, wherein the second data rate frequency is a second integer multiple of the third data rate frequency, and wherein the first data rate frequency is greater than the second data rate frequency; determining, by a processing module of the touch screen display, a plurality of impedance values from the plurality of outbound digital signals, wherein a first outbound digital signal of the plurality of outbound digital signals is a vector having real and imaginary components; and interpreting, by the processing module, the plurality of impedance values as touch data of the touch screen display. 12. The method of claim 11 , wherein the first data rate frequency is a third integer multiple of the second data rate frequency. 13. The method of claim 11 , wherein a first digital signal of the n first digital signals is a 1-bit digital data stream at the first data rate frequency. 14. The method of claim 11 further comprises: converting, by a first digital BPF circuit of the digital BPF circuit, a second digital signal of the n second digital signals into a first outbound digital signal of the plurality of outbound digital signals, wherein the first digital BPF circuit includes a first plurality of taps having a first plurality of coefficients, wherein the first plurality of coefficients for the first plurality of taps is set to produce a first bandpass region approximately centered at the oscillation frequency of the analog signal and having a first bandwidth tuned for filtering a first pure tone component of the set of pure tone components; and converting, by a second digital BPF circuit of the digital BPF circuit, the second digital signal of then second digital signals into a second outbound digital signal

Assignees

Inventors

Classifications

  • In-phase and quadrature [I/Q] signals · CPC title

  • Details of sampling arrangements or methods · CPC title

  • Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means · CPC title

  • Details relating to the decimation process (decimation filters in general H03H17/0416, H03H17/0621) · CPC title

  • where the output-delivery frequency is lower than the input sampling frequency, i.e. decimation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11265002B2 cover?
A method includes converting, by n analog to digital converter circuits, n analog signals into n first digital signals having a first data rate frequency; converting, by n digital decimation filtering circuits, the n first digital signals into n second digital signals having a second data rate frequency; and converting, by n digital bandpass filter (BPF) circuits, the n second digital signals i…
Who is the assignee on this patent?
Sigmasense Llc
What technology area does this patent fall under?
Primary CPC classification H03M1/0626. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).