Hybrid Single Loop Feedback Retiming Circuit
US-2019220055-A1 · Jul 18, 2019 · US
US11237191B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11237191-B2 |
| Application number | US-202017092158-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 6, 2020 |
| Priority date | Jan 3, 2020 |
| Publication date | Feb 1, 2022 |
| Grant date | Feb 1, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments relate to sensing a current provided by a power supply circuit. The current sensing circuit includes a sense transistor for sensing the current provided by a main transistor, a driver for controlling a bias provided to the sense transistor and the main transistor, and a sense resistor for converting the sensed current to a voltage value. Moreover, the current sensing circuit includes a controller that modifies at least one of: (a) a resistance of the main transistor by adjusting the bias voltage provided by the driver, (b) a gain ratio between a load current and a sensing current by adjusting a number of individual devices that are active in the sense transistor, and (c) a resistance of the sense resistor.
Opening claim text (preview).
What is claimed is: 1. A current sensing circuit comprising: a sense transistor coupled to a main transistor that provides a load current, the sense transistor configured to generate a sensing current proportional to the load current; a driver having an output terminal coupled to the sense transistor, the driver configured to generate a continuous bias voltage to bias the sense transistor and the main transistor; a sense resistor coupled to the sense transistor; and a controller circuit configured to generate a control signal for controlling at least one of a gain ratio of the sense transistor, a resistance of the sense resistor, and the bias voltage generated by the driver, the controller comprising: a counter configured to modify a value of the control signal in a first direction responsive to an output voltage of the main transistor becoming smaller than a first threshold voltage and configured to modify the value of the control signal in a second direction responsive the output voltage of the main transistor becoming larger than a second threshold voltage, the second direction opposite to the first direction. 2. The current sensing circuit of claim 1 , wherein the output voltage of the main transistor is a drain-to-source voltage of the main transistor, wherein modifying the value of the control signal in the first direction comprises increasing the value of the control signal, and wherein modifying the value of the control signal in the second direction comprises decreasing the value of the control signal. 3. The current sensing circuit of claim 1 , wherein the output voltage of the main transistor is a load voltage at an output terminal of the main transistor, wherein modifying the value of the control signal in the first direction comprises decreasing the value of the control signal, and wherein modifying the value of the control signal in the second direction comprises increasing the value of the control signal. 4. The current sensing circuit of claim 3 , wherein the controller further comprises: a first comparator coupled to a first input of the counter, the first comparator configured to generate a first counter signal responsive to the output voltage of the main transistor becoming larger than the second threshold voltage; and a second comparator coupled to a second input of the counter, the second comparator configured to generate a second counter signal responsive to the output voltage of the main transistor becoming smaller than the first threshold voltage. 5. The current sensing circuit of claim 4 , wherein the counter is configured to increase the value of the control signal in response to receiving the first counter signal through the first input, and to decrease the value of the control signal in response to receiving the second counter signal through the second input. 6. The current sensing circuit of claim 4 , wherein the controller circuit further comprises: a third comparator coupled to a third input of the counter, the third comparator configured to generate a third counter signal responsive to the output voltage of the main transistor becoming smaller than a third threshold voltage, wherein the counter is configured to reset in response to receiving the third counter signal through the third input. 7. The current sensing circuit of claim 1 , wherein the driver comprises: a current source configured to provide a bias current; a first driver device coupled to the current source and configured to receive the bias current; a second driver device coupled to the first driver device and configured to receive at least part of the bias current; and a first switch coupled to a gate of the second driver device, the first switch configured to turn on or off the second driver device to control the bias voltage according to the value of the control signal received from the controller circuit. 8. The current sensing circuit of claim 1 , wherein the sense transistor comprises a plurality of individual devices which are selectively activated to adjust the gain ratio of the sense transistor, wherein the plurality of individual devices comprises: a first sensing device having a gate connected to a first bias switch and a first bypass switch, the first bias switch configured to couple the gate of the first sensing device to the driver when the first bias switch is in a closed position; and a second sensing device having a gate connected to a second bias switch and a second bypass switch, the second bias switch configured to couple the gate of the second sensing device to the driver when the second bias switch is in a closed position; wherein a gain ratio between the load current and sensing current is adjusted by controlling a number of bias switches that are in a closed position. 9. The current sensing circuit of claim 1 , wherein the control signal comprises a first subset of bits for controlling the drive, a second subset of bits for controlling the sense resistor, and a third subset of bits for controlling the sense transistor. 10. A method for sensing a load current, comprising: generating, by a sense transistor, a sensing current, the sense transistor coupled to a main transistor that provides the load current, the sensing current proportional to the load current; providing, by a driver, a continuous bias voltage to the sense transistor and the main transistor to control the load current; generating, by a sense resistor, a sense voltage; monitoring a voltage at an output voltage of the main transistor; and generating a control signal for controlling at least one of a gain ratio of the sense transistor, a resistance of the sense resistor, and the bias voltage generated by the driver, wherein the control signal is generated by: modifying the value of the control signal in a first direction responsive to the output voltage of the main transistor becoming smaller than a first threshold voltage, and modifying the value of the control signal in a second direction responsive to the output voltage of the main transistor becoming larger than a second threshold voltage, the second direction opposite to the first direction. 11. The method of claim 10 , wherein the output voltage of the main transistor is a drain-to-source voltage of the main transistor, wherein modifying the value of the control signal in the first direction comprises increasing the value of the control signal, and wherein modifying the value of the control signal in the second direction comprises decreasing the value of the control signal. 12. The method of claim 10 , wherein the output voltage of the main transistor is a load voltage at an output terminal of the main transistor, wherein modifying the value of the control signal in the first direction comprises decreasing the value of the control signal, and wherein modifying the value of the control signal in the second direction comprises increasing the value of the control signal. 13. The method of claim 12 , further comprising: generating a first counter signal having an active level in response to the output voltage of the main transistor becoming larger than the second threshold voltage; and generating a second counter signal having an active level in response to the output voltage of the main transistor becoming smaller than the first threshold voltage. 14. The method of claim 13 , wherein the value of the control signal is increased in response to generating the first counter signal having the active level, wherein the value of the control signal is decreased in response to generating the second counter signal having the active level. 15. The method of claim 13 , fur
A biasing circuit node being switched in an amplifier circuit · CPC title
A comparator being used in a controlling circuit of an amplifier · CPC title
the bias or supply voltage or current of the gate side of a FET amplifier being controlled to be on or off by a switch · CPC title
Paralleled transistors are used as sensors · CPC title
in amplifiers having semiconductor devices · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.