Shift register, driving method thereof, gate driving circuit, and display device
US-2019333597-A1 · Oct 31, 2019 · US
US11158227B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11158227-B2 |
| Application number | US-202016944547-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 31, 2020 |
| Priority date | Aug 22, 2019 |
| Publication date | Oct 26, 2021 |
| Grant date | Oct 26, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A wire component includes a plurality of working signal lines and a plurality of transmitting lines. The working signal lines are configured to respectively provide a plurality of working signals to a driving circuit, and phases of the working signals at least partially lag each other sequentially. The transmitting lines are configured to respectively transmit the working signals, and a portion of the transmitting lines crosses the working signal lines. A first working signal line is configured to provide a first working signal; a second working signal line is configured to provide a second working signal; the first working signal immediately lags the second working signal, and the first working signal line and the second working signal line are arranged with another working signal line therebetween.
Opening claim text (preview).
What is claimed is: 1. A display device, comprising: a gate driver configured to provide a plurality of gate signals to a plurality of pixel driving circuits according to a plurality of working signals, wherein phases of the working signals at least partially lag each other sequentially; a plurality of working signal lines arranged substantially parallel to each other and configured to respectively provide the working signals; and a plurality of transmitting lines respectively connected between the working signal lines and the gate driver and configured to transmit the working signals to the gate driver, wherein a portion of the transmitting lines crosses the working signal lines, wherein a first working signal line of the working signal lines is configured to provide a first working signal of the working signals, a second working signal line of the working signal lines is configured to provide a second working signal of the working signals, the first working signal immediately lags the second working signal, and the first working signal line and the second working signal line are arranged with a third working signal line of the working signal lines therebetween; wherein a first transmitting line of the transmitting lines corresponding to the first working signal line is arranged adjacent to a second transmitting line of the transmitting lines corresponding to the second working signal line; the second transmitting line is arranged between the first transmitting line and a third transmitting line of the transmitting lines corresponding to the third working signal line. 2. The display device of claim 1 , wherein the third working signal line of the working signal lines is configured to provide a third working signal of the working signals; the third working signal and the second working signal are same in phase, and the third working signal line and the second working signal line are arranged adjacent to each other. 3. The display device of claim 1 , wherein every two working signals of the working signals are sequentially same in phase, and the first working signal line and the second working signal line are arranged with another two working signal lines therebetween. 4. The display device of claim 1 , wherein a fourth working signal line of the working signal lines is configured to provide a fourth working signal of the working signals; the phases of the first working signal and the fourth working signal are substantially opposite to each other, and the first working signal line and the fourth working signal line are arranged adjacent to each other. 5. The display device of claim 1 , wherein the working signal lines are divided into a plurality of groups; the working signal lines in one of the groups are arranged adjacent to each other, and the working signals corresponding to the working signal lines in the one of the groups are sequentially immediately lag each other. 6. The display device of claim 1 , wherein a fifth working signal line of the working signal lines is configured to provide a fifth working signal, the phases of the first working signal and the fifth working signal are the same, and the first working signal line and the fifth working signal line are arranged with another working signal line of the working signal lines therebetween. 7. The display device of claim 1 , wherein the working signal lines are divided into a plurality of groups; the working signal lines in one of the groups are arranged adjacent to each other, and the first working signal line and the second working signal line are belonged to different groups. 8. The display device of claim 1 , wherein the number of the working signal lines is N; taking G working signal lines as a group, N is divided by G to obtain a quotient of m and a remainder of P; when P equals to 0, the number of groups is m, and each group has a same arrangement; when P is equal to or larger than 1, the number of groups is m+1. 9. The display device of claim 1 , wherein the working signals are same in waveform. 10. A wire component, comprising: a plurality of working signal lines configured to respectively provide a plurality of working signals to a driving circuit, wherein phases of the working signals at least partially lag each other sequentially; and a plurality of transmitting lines configured to respectively transmit the working signals, wherein a portion of the transmitting lines crosses the working signal lines, wherein a first working signal line of the working signal lines is configured to provide a first working signal of the working signals, a second working signal line of the working signal lines is configured to provide a second working signal of the working signals, the first working signal immediately lags the second working signal, and the first working signal line and the second working signal line are arranged with a third working signal line of the working signal lines therebetween; wherein a first transmitting line of the transmitting lines corresponding to the first working signal line is arranged adjacent to a second transmitting line of the transmitting lines corresponding to the second working signal line; the second transmitting line is arranged between the first transmitting line and a third transmitting line of the transmitting lines corresponding to the third working signal line. 11. The wire component of claim 10 , wherein the third working signal line of the working signal lines is configured to provide a third working signal of the working signals; the phases of the third working signal and the second working signal are the same, and the third working signal line and the second working signal line are arranged adjacent to each other. 12. The wire component of claim 10 , wherein every two working signals of the working signals are sequentially same in phase, and the first working signal line and the second working signal line are arranged with another two working signal lines therebetween. 13. The wire component of claim 10 , wherein a fourth working signal line of the working signal lines is configured to provide a fourth working signal of the working signals; the phases of the first working signal and the fourth working signal are substantially opposite to each other, and the first working signal line and the fourth working signal line are arranged adjacent to each other. 14. The display device of claim 10 , wherein the working signal lines are divided into a plurality of groups; the working signal lines in one of the groups are arranged adjacent to each other, and the working signals corresponding to the working signal lines in the one of the groups are sequentially immediately lag each other. 15. The wire component of claim 10 , wherein a fifth working signal line of the working signal lines is configured to provide a fifth working signal, the first working signal and the fifth working signal are same in the phase, and the first working signal line and the fifth working signal line are arranged with another working signal line of the working signal lines therebetween. 16. The wire component of claim 10 , wherein the working signal lines are divided into a plurality of groups; the working signal lines in one of the groups are arranged adjacent to each other, and the first working signal line and the second working signal line are belonged to different groups. 17. The wire component of claim 10 , wherein the number of the working signal lines is N; taking G working signal lines as a group, N is divided by G to obtain a quotient of m and a remainder of P; when P equals to 0, the number of groups is m, an
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title
Details of driving circuits · CPC title
Layout of electrodes and connections · CPC title
Indexing scheme relating to details of a display terminal · CPC title
Matrix technologies · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.